# 7/8-Bit Single, +36V ( $\pm 18 \mathrm{~V}$ ) Digital POT with $I^{2} C^{\text {TM }}$ Serial Interface and Volatile Memory 

## Features:

- High-Voltage Analog Support:
- +36V Terminal Voltage Range (DGND = V-)
- $\pm 18 \mathrm{~V}$ Terminal Voltage Range (DGND = V- + 18V)
- Wide Operating Voltage:
- Analog: 10 V to 36 V (specified performance)
- Digital: 2.7 V to 5.5 V

$$
1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{L}} \geq \mathrm{V}-+2.7 \mathrm{~V}\right)
$$

- Single-Resistor Network
- Resistor Network Resolution
- 7-bit: 127 Resistors (128 Taps)
- 8-bit: 255 Resistors (256 Taps)
- $\mathrm{R}_{\mathrm{AB}}$ Resistance Options:
- $5 \mathrm{k} \Omega \quad-10 \mathrm{k} \Omega$
- $50 \mathrm{k} \Omega \quad-100 \mathrm{k} \Omega$
- High Terminal/Wiper Current ( $\mathrm{I}_{\mathrm{W}}$ ) Support:
- 25 mA (for $5 \mathrm{k} \Omega$ )
- $12.5 \mathrm{~mA}($ for $10 \mathrm{k} \Omega$ )
- 6.5 mA (for $50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ )
- Zero-Scale to Full-Scale Wiper Operation
- Low Wiper Resistance: $75 \Omega$ (typical)
- Low Tempco:
- Absolute (Rheostat): 50 ppm typical $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )
- Ratiometric (Potentiometer): 15 ppm typical
- $\mathrm{I}^{2} \mathrm{C}$ Serial Interface:
- $100 \mathrm{kHz}, 400 \mathrm{kHz}, 1.7 \mathrm{MHz}$, and 3.4 MHz support
- Resistor Network Terminal Disconnect Via:
- Shutdown Pin ( $\overline{\mathrm{SHDN}}$ )
- Terminal Control (TCON) Register
- Write Latch ( $\overline{\mathrm{WLAT}}$ ) Pin to Control Update of Volatile Wiper Register (such as Zero Crossing)
- Power-On Reset/Brown-Out Reset for Both:
- Digital supply (V/DGND); 1.5V typical
- Analog supply (V+/V-); 3.5V typical
- Serial Interface Inactive Current (3 $\mu \mathrm{A}$ typical)
- 500 kHz Typical Bandwidth (-4 dB) Operation ( $5.0 \mathrm{k} \Omega$ Device)
- Extended Temperature Range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- Package Types: TSSOP-14 and QFN-20 (5x5)

Package Types (Top View)
MCP45HVX1 Single Potentiometer TSSOP (ST)


FN 5x5 (MQ)


Note 1: Exposed Pad (EP)
2: NC = Not Internally Connected

## Description:

The MCP45HVX1 family of devices have dual power rails (analog and digital). The analog power rail allows high voltage on the resistor network terminal pins. The analog voltage range is determined by the $\mathrm{V}+$ and V voltages. The maximum analog voltage is +36 V , while the operating analog output minimum specifications are specified from either 10 V or 20 V . As the analog supply voltage becomes smaller, the analog switch resistances increase, which affect certain performance specifications. The system can be implemented as dual rail $( \pm 18 \mathrm{~V})$ relative to the digital logic ground (DGND).
The device also has a Write Latch ( $\overline{\mathrm{WLAT}}$ ) function, which will inhibit the volatile Wiper register from being updated (latched) with the received data, until the WLAT pin is Low. This allows the application to specify a condition where the volatile Wiper register is updated (such as zero crossing).

## Device Block Diagram



## Device Features

| Device | $\left.\begin{aligned} & 10 \\ & 0 \\ & 0 \\ & 4 \\ & 0 \\ & 0 \end{aligned} \right\rvert\,$ | Wiper Configuration |  |  | Resistance (Typical) |  | Number of: |  | Specified Operating Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{R}_{\mathrm{AB}}$ Options <br> (k $\Omega$ ) | Wiper- <br> $\mathrm{R}_{\mathrm{W}}(\Omega)$ | $\mathscr{\sim}$ | 告 | $\mathrm{V}_{\mathrm{L}}{ }^{(2)}$ | $\mathrm{V}+{ }^{(3)}$ |
| MCP45HV31 | 1 | Potentiometer ${ }^{(1)}$ | $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ | 3Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 127 | 128 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ | $10 \mathrm{~V}^{(4)}$ to 36 V |
| MCP45HV51 | 1 | Potentiometer ${ }^{(1)}$ | $\mathrm{I}^{2} \mathrm{C}$ | 7Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 255 | 256 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \\ \hline \end{gathered}$ | $10 \mathrm{~V}^{(4)}$ to 36 V |
| MCP41HV31 ${ }^{(5)}$ | 1 | Potentiometer | SPI | 3Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 127 | 128 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ | $10 \mathrm{~V}{ }^{(4)}$ to 36 V |
| MCP41HV51 ${ }^{(5)}$ | 1 | Potentiometer ${ }^{(5)}$ | SPI | 7Fh | $\begin{gathered} 5.0,10.0 \\ 50.0,100.0 \end{gathered}$ | 75 | 255 | 256 | $\begin{gathered} 1.8 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ | $10 \mathrm{~V}{ }^{(4)}$ to 36 V |

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).
2: This is relative to the DGND signal. There is a separate requirement for the $\mathrm{V}+/ \mathrm{V}$ - voltages. $\mathrm{V}_{\mathrm{L}} \geq \mathrm{V}-+2.7 \mathrm{~V}$.
3: Relative to $V$-, the $V_{L}$ and DGND signals must be between (inclusive) $V$ - and $V+$.
4: Analog operation will continue while the $V+$ voltage is above the device's analog Power-On Reset (POR)/ Brown-out Reset (BOR) voltage. Operational characteristics may exceed specified limits while the $\mathrm{V}+$ voltage is below the specified minimum voltage.
5: For additional information on these devices, refer to DS20005207.

### 1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings $\dagger$
Voltage on V- with respect to DGND ..... DGND +0.6 V to -40.0 V
Voltage on $\mathrm{V}+$ with respect to DGND ..... DGND - 0.3V to 40.0V
Voltage on $\mathrm{V}+$ with respect to V - ..... DGND -0.3 V to 40.0 V
Voltage on $\mathrm{V}_{\mathrm{L}}$ with respect to $\mathrm{V}+$ ..... -0.6 V to -40.0 V
Voltage on $V_{L}$ with respect to $V$ - ..... -0.6 V to +40.0 V
Voltage on $V_{L}$ with respect to DGND -0.6 V to +7.0 V
Voltage on SCL, SDA, A0, A1, $\overline{\text { WLAT, and }} \overline{\text { SHDN }}$ with respect to DGND ..... -0.6 V to $\mathrm{V}_{\mathrm{L}}+0.6 \mathrm{~V}$
Voltage on all other pins ( $\mathrm{PxA}, \mathrm{PxW}$, and PxB ) with respect to V - ..... -0.3 V to $\mathrm{V}++0.3 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0, \mathrm{~V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{PP}}\right.$ on HV pins $)$ ..... $\pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{L}}\right)$ ..... $\pm 20 \mathrm{~mA}$
Maximum current out of DGND pin ..... 100 mA
Maximum current into $V_{\mathrm{L}}$ pin ..... 100 mA
Maximum current out of $V$ - pin ..... 100 mA
Maximum current into V+ pin ..... 100 mA
Maximum current into PxA, PxW, and PxB pins (Continuous)
$R_{A B}=5 \mathrm{k} \Omega$ ..... $\pm 25 \mathrm{~mA}$
$R_{A B}=10 \mathrm{k} \Omega$ ..... $\pm 12.5 \mathrm{~mA}$
$\mathrm{R}_{\mathrm{AB}}=50 \mathrm{k} \Omega$ ..... $\pm 6.5 \mathrm{~mA}$
$R_{A B}=100 \mathrm{k} \Omega$ ..... $\pm 6.5 \mathrm{~mA}$
Maximum current into PxA, PxW, and PxB pins (Pulsed)
$\mathrm{F}_{\text {PULSE }}>10 \mathrm{kHz}$ (Max IContinuous) / (Duty Cycle)
$\mathrm{F}_{\text {PULSE }} \leq 10 \mathrm{kHz}$ (Max $\left.I_{\text {Continuous }}\right) / \sqrt{ }$ (Duty Cycle)
Maximum output current sunk by any Output pin ..... 25 mA
Maximum output current sourced by any Output pin ..... 25 mA
Package Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C}\right)$ TSSOP-14 ..... 1000 mW
QFN-20 (5 x 5) ..... 2800 mW
Soldering temperature of leads (10 seconds) ..... $+300^{\circ} \mathrm{C}$
ESD protection on all pins
Human Body Model (HBM) ..... $\geq \pm 5 \mathrm{kV}$
Machine Model (MM) ..... $\geq \pm 400 \mathrm{~V}$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $150^{\circ} \mathrm{C}$
Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied ..... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## ACIDC CHARACTERISTICS

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Digital Positive Supply Voltage ( $\mathrm{V}_{\mathrm{L}}$ ) | $\mathrm{V}_{\mathrm{L}}$ | 2.7 | - | 5.5 | V | With respect to DGND (Note 4) |
|  |  | 1.8 | - | 5.5 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{L}} \geq \mathrm{V}-+2.7 \mathrm{~V} \\ & \text { (Note 1, Note 4) } \end{aligned}$ |
|  |  | - | - | 0 | V | With respect to V+ |
| Analog Positive Supply Voltage (V+) | V+ | $\mathrm{V}_{\mathrm{L}}{ }^{(16)}$ | - | 36.0 | V | With respect to V- (Note 4) |
| Digital Ground Voltage (DGND) | $\mathrm{V}_{\text {DGND }}$ | V- | - | $\mathrm{V}+\mathrm{V}_{\mathrm{L}}$ | V | With respect to V- (Note 4, Note 5) |
| Analog Negative Supply Voltage (V-) | V- | $-36.0+V_{L}$ | - | 0 | V | With respect to DGND and with $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ |
| Resistor Network Supply Voltage | $\mathrm{V}_{\mathrm{RN}}$ | - | - | 36.0 | V | Delta voltage between V+ and V- (Note 4) |
| $V_{\mathrm{L}}$ Start Voltage to ensure Wiper Reset | $\mathrm{V}_{\text {DPOR }}$ | - | - | 1.8 | V | With respect to DGND, V+ > 6.0V RAM retention voltage $\left(\mathrm{V}_{\mathrm{RAM}}\right)<\mathrm{V}_{\mathrm{DBOR}}$ |
| V+ Voltage to ensure Wiper Reset | $\mathrm{V}_{\text {APOR }}$ | - | - | 6.0 | V | With respect to V -, $\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}$ <br> RAM retention voltage $\left(\mathrm{V}_{\mathrm{RAM}}\right)<\mathrm{V}_{\mathrm{BOR}}$ |
| Digital to Analog Level Shifter Operational Voltage | $\mathrm{V}_{\text {LS }}$ | - | - | 2.3 | V | $\mathrm{V}_{\mathrm{L}}$ to V - voltage. DGND = V- |
| Power Rail Voltages during Power-Up (Note 1) | $\mathrm{V}_{\text {LPOR }}$ | - | - | 5.5 | V | Digital Powers (V/DGND) up 1st: V+ and V- floating or as $\mathrm{V}+/ \mathrm{V}$ - powers-up (V+ must be $\geq$ to DGND) (Note 18) |
|  | V+ ${ }^{\text {POR }}$ | - | - | 36 | V | Analog Powers (V+/V-) up 1st: $V_{L}$ and DGND floating or as $\mathrm{V}_{\mathrm{L}} / D G N D$ powers-up (DGND must be between V - and $\mathrm{V}+$ ) (Note 18) |
| V Rise Rate to ensure Power-On Reset | $\mathrm{V}_{\text {LRR }}$ | (Note 6) |  |  | V/ms | With respect to DGND |

Note 1: This specification by design.
Note 4: $\mathrm{V}+$ voltage is dependent on V - voltage. The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital logic DGND potential can be anywhere between $\mathrm{V}+$ and V -, the $\mathrm{V}_{\mathrm{L}}$ potential must be $>=\mathrm{DGND}$ and $<=\mathrm{V}+$.
Note 5: Minimum value determined by maximum V - to $\mathrm{V}+$ potential equals 36 V and minimum $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ for operation. So 36V-1.8V = 34.2V.
Note 6: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
Note 16: For specified analog performance, V+ must be 20 V or greater (unless otherwise noted).
Note 18: During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven $\mathrm{V}+$ voltage.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| Delay after device exits the Reset state $\left(\mathrm{V}_{\mathrm{L}}>\mathrm{V}_{\mathrm{BOR}}\right)$ | $\mathrm{T}_{\text {BORD }}$ | - | 10 | 20 | $\mu \mathrm{s}$ |  |  |
| Supply Current (Note 7) | $\mathrm{I}_{\text {DDD }}$ | - | 45 | 650 | $\mu \mathrm{A}$ | Serial Interface Active, Write all 0's to Volatile Wiper 0 (address Oh)$\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{SCL}}=3.4 \mathrm{MHz}, \\ & \mathrm{~V}-=\mathrm{DGND} \end{aligned}$ |  |
|  |  | - | 4 | 7 | $\mu \mathrm{A}$ | Serial Interface Inactive,$\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{SCL}=\mathrm{V}_{\mathrm{IH}}, \text { Wiper }=0, \\ & \mathrm{~V}-=\text { DGND } \end{aligned}$ |  |
|  | $\mathrm{I}_{\text {DDA }}$ | - | - | 5 | $\mu \mathrm{A}$ | Current V+ to V-, PxA = PxB = PxW, DGND = V- +(V+/2) |  |
| $\begin{aligned} & \text { Resistance } \\ & ( \pm 20 \%) \text { (Note 8) } \end{aligned}$ | $\mathrm{R}_{\mathrm{AB}}$ | 4.0 | 5 | 6.0 | $\mathrm{k} \Omega$ | -502 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36 V |  |
|  |  | 8.0 | 10 | 12.0 | k $\Omega$ | -103 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36V |  |
|  |  | 40.0 | 50 | 60.0 | k $\Omega$ | -503 devices, $\mathrm{V}+/ \mathrm{V}-=10 \mathrm{~V}$ to 36 V |  |
|  |  | 80.0 | 100 | 120.0 | k $\Omega$ | -104 devices, $\mathrm{V}+/ \mathrm{V}$ - $=10 \mathrm{~V}$ to 36V |  |
| $\mathrm{R}_{\mathrm{AB}}$ Current | $\mathrm{I}_{\mathrm{AB}}$ | - | - | 9.00 | mA | -502 devices | $\begin{aligned} & 36 \mathrm{~V} / \mathrm{R}_{\mathrm{AB}(\mathrm{MIN}),}, \\ & \mathrm{V}-=-18 \mathrm{~V}, \mathrm{~V}+=+18 \mathrm{~V}, \\ & \text { (Note 9) } \end{aligned}$ |
|  |  | - | - | 4.50 | mA | -103 devices |  |
|  |  | - | - | 0.90 | mA | -503 devices |  |
|  |  | - | - | 0.45 | mA | -104 devices |  |
| Resolution | N | 256 |  |  | Taps | 8-bit | No Missing Codes |
|  |  | 128 |  |  | Taps | 7-bit | No Missing Codes |
| Step Resistance (see Appendix B.4) | $\mathrm{R}_{\mathrm{S}}$ | - | $\mathrm{R}_{\mathrm{AB}} /(255)$ | - | $\Omega$ | 8-bit | Note 1 |
|  |  | - | $\mathrm{R}_{\mathrm{AB}} /(127)$ | - | $\Omega$ | 7-bit | Note 1 |

Note 1: This specification by design.
Note 7: Supply current (IDDD and IDDA) is independent of current through the resistor network.
Note 8: Resistance (RAB) is defined as the resistance between Terminal A to Terminal B.
Note 9: Ensured by the $R_{A B}$ specification and Ohm's Law.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| Wiper Resistance (see Appendix B.5) | $\mathrm{R}_{\mathrm{W}}$ | - | 75 | 170 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}+=+18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { code }=00 \mathrm{~h}, \mathrm{PxA}=\text { floating, } \\ & \mathrm{PxB}=\mathrm{V}-. \end{aligned}$ |
|  |  | - | 145 | 200 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ | $\begin{aligned} & \hline \mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}-=-5.0 \mathrm{~V}, \\ & \text { code }=00 \mathrm{~h}, \mathrm{PxA}=\text { floating, } \\ & \mathrm{PxB}=\mathrm{V}-.(\text { Note 2) } \\ & \hline \end{aligned}$ |
| Nominal Resistance Tempco (see Appendix B.23) | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 50 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  | - | 100 | - | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ratiometeric Tempco (see Appendix B.22) | $\Delta \mathrm{V}_{\mathrm{BW}} / \Delta \mathrm{T}$ | - | 15 | - | ppm/ ${ }^{\circ} \mathrm{C}$ | Code = Mid scale (7Fh or 3Fh) |  |
| Resistor Terminal Input Voltage Range <br> (Terminals A, B and W) | $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{W}}, \mathrm{V}_{\mathrm{B}}$ | V- | - | V+ | V | Note 1, Note 11 |  |
| Current through Terminals (A, B, and Wiper) (Note 1) | $\mathrm{I}_{\mathrm{T}}, \mathrm{I}_{\mathrm{W}}$ | - | - | 25 | mA | -502 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}}(\mathrm{W} \neq \mathrm{FS})$ |
|  |  | - | - | 12.5 | mA | -103 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}(\mathrm{W}}(\mathrm{FFS})$ |
|  |  | - | - | 6.5 | mA | -503 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}(\mathrm{W} \neq \mathrm{FS})}$ |
|  |  | - | - | 6.5 | mA | -104 devices | $\mathrm{I}_{\mathrm{BW}(\mathrm{W} \neq \mathrm{zS})}$ and $\mathrm{I}_{\mathrm{AW}(\mathrm{W}}(\mathrm{F} / \mathrm{FS})$ |
|  |  | - | - | 36 | mA | $\mathrm{I}_{\mathrm{BW}(\mathrm{W}=\mathrm{zS}) \text {, or } \mathrm{I}_{\mathrm{AW}}(\mathrm{W}=\mathrm{FS})}$ |  |
| Leakage current into A, W or B | $\mathrm{I}_{\text {TL }}$ | - | 5 | - | nA | $\mathrm{A}=\mathrm{W}=\mathrm{B}=\mathrm{V}$ - |  |

Note 1: This specification by design.
Note 2: This parameter is not tested, but specified by characterization.
Note 11: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Full Scale Error (Potentiometer) (8-bit code $=$ FFh, 7-bit code = 7Fh) (Note 10, Note 17) $\left(\mathrm{V}_{\mathrm{A}}=\mathrm{V}+, \mathrm{V}_{\mathrm{B}}=\mathrm{V}-\right.$ ) (see Appendix B.10) |  | -10.5 | - | - | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -8.5 | - | - | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -14.0 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -5.5 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -4.5 | - | - | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -7.5 | - | - | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | -4.5 | - | - | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $V_{\text {AB }}=20 \mathrm{~V}$ to 36 V |
|  |  | -6.0 | - | - | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | -2.65 | - | - | LSb |  | 7-bit | $V_{A B}=20 \mathrm{~V}$ to 36 V |
|  |  | -2.25 | - | - | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -3.5 | - | - | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.0 | - | - | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -1.4 | - | - | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.0 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -1.2 | - | - | LSb |  |  | $\mathrm{V}_{\text {AB }}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.7 | - | - | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -0.95 | - | - | LSb |  |  | $\mathrm{V}_{\text {AB }}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.85 | - | - | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | -0.975 | - | - | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 2: This parameter is not tested, but specified by characterization.
Note 10: Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+{ }_{\text {and }} \mathrm{V}_{\mathrm{B}}=\mathrm{V}$ -
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Zero Scale Error (Potentiometer) (8-bit code $=00 \mathrm{~h}$, 7 -bit code $=00 \mathrm{~h}$ ) (Note 10, Note 17) $\left(\mathrm{V}_{\mathrm{A}}=\mathrm{V}+, \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{-}\right)$ (see Appendix B.11) | $V_{\text {WZSE }}$ | - | - | +9.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +8.5 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | - | - | +14.5 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +4.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +7.0 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +4.25 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\text {AB }}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +6.5 | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +2.125 | LSb |  | 7-bit | $\mathrm{V}_{\text {AB }}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +3.25 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.9 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +1.3 | LSb |  |  | $V_{A B}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.7 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.6 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.95 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.3 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V |
|  |  | - | - | +0.475 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 2: This parameter is not tested, but specified by characterization.
Note 10: Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+{ }_{\text {and }} \mathrm{V}_{\mathrm{B}}=\mathrm{V}$ -
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND -> $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Potentiometer Integral Nonlinearity (Note 10, Note 17) (see Appendix B.12) | P-INL | -1 | $\pm 0.5$ | +1 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1 | $\pm 0.5$ | +1 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.1 | $\pm 0.5$ | +1.1 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V , (Note 2) |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V} \text { to } 36 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -0.6 | $\pm 0.25$ | +0.6 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.85 | $\pm 0.5$ | +1.85 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\text {AB }}=10 \mathrm{~V}$ to 36 V |
|  |  | -1.2 | $\pm 0.5$ | +1.2 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V , (Note 2) |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V} \text { to } 36 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { (Note 2) } \end{aligned}$ |
|  |  | -1 | $\pm 0.5$ | +1 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
| Potentiometer Differential Nonlinearity (Note 10, Note 17) (see Appendix B.13) | P-DNL | -0.7 | $\pm 0.25$ | +0.7 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  |  | $\mathrm{V}_{\mathrm{AB}}=20 \mathrm{~V}$ to 36 V (Note 2) |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.375 | $\pm 0.125$ | +0.375 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.25 | $\pm 0.1$ | +0.25 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.125 | $\pm 0.1$ | +0.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |
|  |  | -0.125 | $\pm 0.1$ | +0.125 | LSb |  | 7-bit | $\mathrm{V}_{\mathrm{AB}}=10 \mathrm{~V}$ to 36 V |

Note 2: This parameter is not tested, but specified by characterization.
Note 10: Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+{ }_{\text {and }} \mathrm{V}_{\mathrm{B}}=\mathrm{V}$-.
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |  |  |
| Bandwidth -3 dB (load $=30 \mathrm{pF}$ ) | BW | - | 480 | - | kHz | $5 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 480 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 240 | - | kHz | $10 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 240 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 48 | - | kHz | $50 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 48 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
|  |  | - | 24 | - | kHz | $100 \mathrm{k} \Omega$ | 8-bit | Code $=7 \mathrm{Fh}$ |
|  |  | - | 24 | - | kHz |  | 7-bit | Code $=3 \mathrm{Fh}$ |
| $\mathrm{V}_{\mathrm{W}}$ Settling Time $\left(V_{A}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}\right.$, $\pm 1 \mathrm{LSb}$ error band, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) (see Appendix B.17) | $\mathrm{t}_{\mathrm{S}}$ | - | 1 | - | $\mu \mathrm{s}$ | $5 \mathrm{k} \Omega$ | $\begin{aligned} & \hline \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |
|  |  | - | 1 | - | $\mu \mathrm{s}$ | $10 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |
|  |  | - | 2.5 | - | $\mu \mathrm{s}$ | $50 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |
|  |  | - | 5 | - | $\mu \mathrm{s}$ | $100 \mathrm{k} \Omega$ | $\begin{aligned} & \text { Code = 00h -> FFh (7Fh); } \\ & \text { FFh (7Fh) -> 00h } \end{aligned}$ |  |

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Rheostat Integral Nonlinearity (Note 12, Note 13, Note 14, Note 17) (see Appendix B.5) | R-INL | -2.0. | - | +2.0 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -2.5 | - | +2.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -4.5 | - | +4.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.5 | - | +1.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -2.0 | - | +2.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.2 | - | +1.2 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.75 | - | +1.75 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -2.0 | - | +2.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.6 | - | +0.6 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.8 | - | +0.8 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.1 | - | +1.1 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.0 | - | +1.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.2 | - | +1.2 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.6 | - | +0.6 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -1.0 | - | +1.0 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -1.0 | - | +1.0 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -1.2 | - | +1.2 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.6 | - | +0.6 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |

Note 2: This parameter is not tested, but specified by characterization.
Note 12: Nonlinearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.
Note 14: Wiper current $\left(\mathrm{I}_{\mathrm{W}}\right)$ condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V- (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to DGND $-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  |  | Conditions |
| Rheostat | R-DNL | -0.5 | - | +0.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
| Differential |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
| Nonlinearity <br> (Note 12, Note 13, |  | -0.8 | - | +0.8 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
| Note 14, Note 17) |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=6.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
| (see Appendix |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=3.3 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
| B.5) |  | -0.4 | - | +0.4 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=3.0 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=1.7 \mathrm{~mA},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=830 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=600 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=330 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.5 | - | +0.5 | LSb | $\begin{aligned} & 100 \mathrm{k} \\ & \Omega \end{aligned}$ | 8-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.5 | - | +0.5 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |
|  |  | -0.25 | - | +0.25 | LSb |  | 7-bit | $\mathrm{I}_{\mathrm{W}}=300 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=36 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=170 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=20 \mathrm{~V}$ (Note 2) |
|  |  | -0.25 | - | +0.25 | LSb |  |  | $\mathrm{I}_{\mathrm{W}}=83 \mu \mathrm{~A},(\mathrm{~V}+-\mathrm{V}-)=10 \mathrm{~V}$ |

Note 2: This parameter is not tested, but specified by characterization.
Note 12: Nonlinearity is affected by wiper resistance ( $R_{W}$ ), which changes significantly over voltage and temperature.
Note 13: Externally connected to a Rheostat configuration (RBW), and then tested.
Note 14: Wiper current $\left(\mathrm{I}_{\mathrm{W}}\right)$ condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V - (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
Note 17: Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Capacitance ( $\mathrm{P}_{\mathrm{A}}$ ) | $\mathrm{C}_{\text {A }}$ | - | 75 | - | pF | Measured to $\mathrm{V}-, \mathrm{f}=1 \mathrm{MHz}$, Wiper code = Mid Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{w}}$ ) | $\mathrm{C}_{\mathrm{W}}$ | - | 120 | - | pF | Measured to V-, f=1 MHz, <br> Wiper code = Mid Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{B}}$ ) | $\mathrm{C}_{\mathrm{B}}$ | - | 75 | - | pF | Measured to V-, f=1 MHz, Wiper code = Mid Scale |
| Common-Mode Leakage | $\mathrm{I}_{\text {CM }}$ | - | 5 | - | nA | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{W}}$ |
| Digital Interface Pin Capacitance | $\mathrm{C}_{\mathrm{IN}}$, Cout | - | 10 | - | pF | $\mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ |
| Digital Inputs/Outputs (SDA, SCL, A0, A1, $\overline{\text { SHDN }}$, $\overline{\text { WLAT }}$ ) |  |  |  |  |  |  |
| Schmitt Trigger HighInput Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{L}}$ | - | $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$ | V | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ |
| Schmitt Trigger LowInput Threshold | $\mathrm{V}_{\text {IL }}$ | DGND - 0.5V | - | $0.3 \mathrm{~V}_{\mathrm{L}}$ | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.1 \mathrm{~V}_{\mathrm{L}}$ | - | V |  |
| Output Low Voltage (SDA) | $\mathrm{V}_{\mathrm{OL}}$ | DGND | - | $0.2 \mathrm{~V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |
|  |  | DGND | - | $0.2 \mathrm{~V}_{\mathrm{L}}$ | V | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=800 \mu \mathrm{~A}$ |
| Input Leakage Current | IIL | -1 |  | 1 | uA | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{L}}$ and $\mathrm{V}_{\text {IN }}=$ DGND |

## ACIDC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| RAM (Wiper, TCON) Value |  |  |  |  |  |  |  |
| Wiper Value Range | N | Oh | - | FFh | hex | 8-bit |  |
|  |  | Oh | - | 7Fh | hex | 7-bit |  |
| Wiper POR/BOR Value | NPOR/BOR | 7Fh |  |  | hex | 8-bit |  |
|  |  | 3Fh |  |  | hex | 7-bit |  |
| TCON Value Range | N | Oh | - | FFh | hex | All Terminals connected |  |
| TCON POR/BOR Value | $\mathrm{N}_{\text {TCON }}$ | FF |  |  | hex |  |  |
| Power Requirements |  |  |  |  |  |  |  |
| Power Supply Sensitivity (see Appendix B.20) | PSS | - | 0.0015 | 0.0035 | \%/\% | 8-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { Code }=7 \mathrm{Fh} \end{aligned}$ |
|  |  | - | 0.0015 | 0.0035 | \%/\% | 7-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V}, \\ & \text { Code }=3 \mathrm{Fh} \end{aligned}$ |
| Power Dissipation | $\mathrm{P}_{\text {DISS }}$ | - | 260 | - | mW | $5 \mathrm{k} \Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~V}+=18 \mathrm{~V}, \mathrm{~V}-=-18 \mathrm{~V} \\ & \text { (Note 15) } \end{aligned}$ |
|  |  | - | 130 | - | mW | $10 \mathrm{k} \Omega$ |  |
|  |  | - | 26 | - | mW | $50 \mathrm{k} \Omega$ |  |
|  |  | - | 13 | - | mW | $100 \mathrm{k} \Omega$ |  |

Note 15: $P_{\text {DISS }}=I^{*} V$, or $\left(\left(I_{D D D} * 5.5 V\right)+\left(I_{D D A} * 36 V\right)+\left(I_{A B} * 36 V\right)\right)$.

## DC Notes:

1. This specification by design.
2. This parameter is not tested, but specified by characterization.
3. See Absolute Maximum Ratings.
4. $\mathrm{V}+$ voltage is dependent on V - voltage. The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital logic DGND potential can be anywhere between $\mathrm{V}+$ and V -, the $\mathrm{V}_{\mathrm{L}}$ potential must be $>=\mathrm{DGND}$ and $<=\mathrm{V}+$.
5. Minimum value determined by maximum $V$ - to $V+$ potential equals 36 V and minimum $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ for operation. So $36 \mathrm{~V}-1.8 \mathrm{~V}=34.2 \mathrm{~V}$.
6. $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
7. Supply current ( $I_{D D D}$ and $I_{D D A}$ ) is independent of current through the resistor network.
8. Resistance $\left(R_{A B}\right)$ is defined as the resistance between Terminal $A$ to Terminal $B$.
9. Ensured by the $R_{A B}$ specification and Ohm's Law.
10. Measured at $\mathrm{V}_{\mathrm{W}}$ with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}+$ and $\mathrm{V}_{\mathrm{B}}=\mathrm{V}$-.
11. Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
12. Nonlinearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
13. Externally connected to a Rheostat configuration $\left(R_{B W}\right)$, and then tested.
14. Wiper current $\left(\mathrm{I}_{\mathrm{W}}\right)$ condition determined by $\mathrm{R}_{\mathrm{AB}(\max )}$ and Voltage Condition, the delta voltage between $\mathrm{V}+$ and V (voltages are $36 \mathrm{~V}, 20 \mathrm{~V}$, and 10 V ).
15. $P_{\text {DISS }}=I^{*} \mathrm{~V}$, or $\left(\left(I_{D D D} * 5.5 \mathrm{~V}\right)+\left(\mathrm{I}_{\mathrm{DDA}} * 36 \mathrm{~V}\right)+\left(\mathrm{I}_{\mathrm{AB}} * 36 \mathrm{~V}\right)\right)$.
16. For specified analog performance, $\mathrm{V}+$ must be 20 V or greater (unless otherwise noted).
17. Analog switch leakage affects this specification. Higher temperatures increase the switch leakage.
18. During the power-up sequence, to ensure expected analog POR operation, the two power systems (analog and digital) should have a common reference to ensure that the driven DGND voltage is not at a higher potential than the driven $\mathrm{V}+$ voltage.

## MCP45HVX1

### 1.1 Timing Waveforms and Requirements



FIGURE 1-1: Settling Time Waveforms.
TABLE 1-1: WIPER SETTLING TIMING

| Timing Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}+=10 \mathrm{~V}$ to 36 V (referenced to V -); <br> $\mathrm{V}+=+5 \mathrm{~V}$ to +18 V and $\mathrm{V}-=-5.0 \mathrm{~V}$ to -18 V (referenced to $\mathrm{DGND}-> \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ), <br> $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| Parameters | Sym. | Min. | Typ. | Max. | Units |  | Conditions |
| $\mathrm{V}_{\mathrm{W}}$ Settling Time $\left(V_{A}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}\right.$, $\pm 1 \mathrm{LSb}$ error band,$\left.C_{L}=50 \mathrm{pF}\right)$ | $\mathrm{t}_{\text {s }}$ | - | 1 | - | $\mu \mathrm{s}$ | 5 k ת | Code $=00 \mathrm{~h}$-> FFh (7Fh); FFh (7Fh) -> 00h |
|  |  | - | 1 | - | $\mu \mathrm{s}$ | $10 \mathrm{k} \Omega$ | Code $=00 \mathrm{~h}->$ FFh (7Fh); FFh (7Fh) -> 00h |
|  |  | - | 2.5 | - | $\mu \mathrm{s}$ | $50 \mathrm{k} \Omega$ | Code $=00 \mathrm{~h}$-> FFh (7Fh); FFh (7Fh) -> 00h |
|  |  | - | 5 | - | $\mu \mathrm{s}$ | $100 \mathrm{k} \Omega$ | Code $=00 \mathrm{~h}->$ FFh (7Fh); FFh (7Fh) -> 00h |



FIGURE 1-2:
$I^{2} C$ Bus Start/Stop Bits Timing Waveforms.
TABLE 1-2: $\quad I^{2} \mathrm{C}$ BUS START/STOP BITS AND $\overline{\text { WLAT REQUIREMENTS }}$

| $1^{2} C^{\text {TM }}$ AC Characteristics |  |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ (Extended) $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$; DGND $=\mathrm{V}$ - (Note 1 ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Symbol | Characteristic |  | Min. | Max. | Units | Conditions |
|  | $\mathrm{F}_{\text {SCL }}$ |  | Standard mode | 0 | 100 | kHz | $\mathrm{C}_{\mathrm{b}}=400 \mathrm{pF}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ |
|  |  |  | Fast mode | 0 | 400 | kHz | $\mathrm{C}_{\mathrm{b}}=400 \mathrm{pF}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ |
|  |  |  | High Speed 1.7 | 0 | 1.7 | MHz | $\mathrm{C}_{\mathrm{b}}=400 \mathrm{pF}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ |
|  |  |  | High Speed 3.4 | 0 | 3.4 | MHz | $\mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ |
| D102 | Cb | Bus capacitive loading | 100 kHz mode | - | 400 | pF |  |
|  |  |  | 400 kHz mode | - | 400 | pF |  |
|  |  |  | 1.7 MHz mode | - | 400 | pF |  |
|  |  |  | 3.4 MHz mode | - | 100 | pF |  |
| 90 | TSU:STA | Start condition Setup time | 100 kHz mode | 4700 | - | ns | Only relevant for repeated Start condition |
|  |  |  | 400 kHz mode | 600 | - | ns |  |
|  |  |  | 1.7 MHz mode | 160 | - | ns |  |
|  |  |  | 3.4 MHz mode | 160 | - | ns |  |
| 91 | THD:STA | Start condition Hold time | 100 kHz mode | 4000 | - | ns | After this period the first clock pulse is generated |
|  |  |  | 400 kHz mode | 600 | - | ns |  |
|  |  |  | 1.7 MHz mode | 160 | - | ns |  |
|  |  |  | 3.4 MHz mode | 160 | - | ns |  |
| 92 | TSU:STO | Stop condition Setup time | 100 kHz mode | 4000 | - | ns |  |
|  |  |  | 400 kHz mode | 600 | - | ns |  |
|  |  |  | 1.7 MHz mode | 160 | - | ns |  |
|  |  |  | 3.4 MHz mode | 160 | - | ns |  |
| 93 | THD:STO | Stop condition Hold time | 100 kHz mode | 4000 | - | ns |  |
|  |  |  | 400 kHz mode | 600 | - | ns |  |
|  |  |  | 1.7 MHz mode | 160 | - | ns |  |
|  |  |  | 3.4 MHz mode | 160 | - | ns |  |
| 94 | T WLSU | $\overline{\text { WLAT }} \uparrow$ to SCL $\uparrow$ (write data ACK bit) Setup time |  | 10 | - | ns | Write Data delayed, Note 9 |
| 95 | T WLHD | SCL $\uparrow$ to $\overline{\mathrm{WLAT}} \uparrow$ (write data ACK bit) Hold time |  | 250 | - | ns | Write Data delayed, Note 9 |
| 96 | T WLATL | $\overline{\text { WLAT High or Low Time }}$ |  | 2 | - | $\mu \mathrm{s}$ |  |

Note 1: $\quad$ Serial Interface has equal performance when DGND $>=\mathrm{V}-+0.9 \mathrm{~V}$.
Note 9: The transition of the WLAT signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.


FIGURE 1-3:
$I^{2} C$ Bus Timing Waveforms.
TABLE 1-3: $\quad I^{2} \mathrm{C}$ BUS REQUIREMENTS (SLAVE MODE)

| $1^{2} C^{\text {TM }}$ AC Characteristics |  |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (Extended) $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$; DGND $=\mathrm{V}$ - (Note 1 ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Symbol | Characteristic |  | Min. | Max. | Units | Conditions |
| 100 | $\mathrm{T}_{\text {HIGH }}$ | Clock hightime | 100 kHz mode | 4000 | - | ns | 1.8V-5.5V |
|  |  |  | 400 kHz mode | 600 | - | ns | 2.7V-5.5V |
|  |  |  | 1.7 MHz mode | 120 | - | ns | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
|  |  |  | 3.4 MHz mode | 60 | - | ns | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
| 101 | TLOW | Clock low time | 100 kHz mode | 4700 | - | ns | 1.8V-5.5V |
|  |  |  | 400 kHz mode | 1300 | - | ns | 2.7V-5.5V |
|  |  |  | 1.7 MHz mode | 320 | - | ns | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
|  |  |  | 3.4 MHz mode | 160 | - | ns | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |
| 102A ${ }^{(6)}$ | $\mathrm{T}_{\mathrm{RSCL}}$ | SCL rise time | 100 kHz mode | - | 1000 | ns | Cb is specified to be from 10 to $400 \mathrm{pF}(100 \mathrm{pF}$ maximum for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 80 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 160 | ns | After a Repeated Start condition or an Acknowledge bit |
|  |  |  | 3.4 MHz mode | 10 | 40 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 80 | ns | After a Repeated Start condition or an Acknowledge bit |
| 102B ${ }^{(6)}$ | $\mathrm{T}_{\mathrm{RSDA}}$ | SDA rise time | 100 kHz mode | - | 1000 | ns | Cb is specified to be from 10 to 400 pF ( 100 pF max for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 160 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 80 | ns |  |

Note 1: $\quad$ Serial Interface has equal performance when $\operatorname{DGND}>=\mathrm{V}-+0.9 \mathrm{~V}$.
Note 6: Not tested.

TABLE 1-4: $\quad{ }^{2} \mathrm{C}$ BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

| $1^{2} C^{\text {TM }}$ AC Characteristics |  |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ (Extended) $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V} ; \mathrm{DGND}=\mathrm{V}$ - $($ Note 1$)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic |  | Min. | Max. | Units | Conditions |
| 103A ${ }^{(5)}$ | $\mathrm{T}_{\text {FSCL }}$ | SCL fall time | 100 kHz mode | - | 300 | ns | Cb is specified to be from 10 to 400 pF ( 100 pF max for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 80 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 40 | ns |  |
| 103B ${ }^{(5)}$ | $\mathrm{T}_{\text {FSDA }}$ | SDA fall time | 100 kHz mode | - | 300 | ns | Cb is specified to be from 10 to 400 pF ( 100 pF max for 3.4 MHz mode) |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}^{(4)}$ | 300 | ns |  |
|  |  |  | 1.7 MHz mode | 20 | 160 | ns |  |
|  |  |  | 3.4 MHz mode | 10 | 80 | ns |  |
| 106 | $\mathrm{T}_{\mathrm{HD}: \mathrm{DA}}$ | Data input hold time | 100 kHz mode | 0 | - | ns | 1.8V-5.5V, Note 7 |
|  |  |  | 400 kHz mode | 0 | - | ns | 2.7V-5.5V, Note 7 |
|  |  |  | 1.7 MHz mode | 0 | - | ns | 4.5V-5.5V, Note 7 |
|  |  |  | 3.4 MHz mode | 0 | - | ns | 4.5V-5.5V, Note 7 |
| 107 | $\mathrm{T}_{\text {SU:DAT }}$ | Data input setup time | 100 kHz mode | 250 | - | ns | Note 3 |
|  |  |  | 400 kHz mode | 100 | - | ns |  |
|  |  |  | 1.7 MHz mode | 10 | - | ns |  |
|  |  |  | 3.4 MHz mode | 10 | - | ns |  |
| 109 | $\mathrm{T}_{\mathrm{AA}}$ | Output valid from clock | 100 kHz mode | - | 3450 | ns | Note 2 |
|  |  |  | 400 kHz mode | - | 900 | ns |  |
|  |  |  | 1.7 MHz mode | - | 150 | ns | $\mathrm{Cb}=100 \mathrm{pF},$ <br> Note 2, Note 8 |
|  |  |  |  | - | 310 | ns | $\begin{aligned} & \mathrm{Cb}=400 \mathrm{pF}, \\ & \text { Note 2, Note } 6 \end{aligned}$ |
|  |  |  | 3.4 MHz mode | - | 150 | ns | Cb $=100$ pF, Note 2 |
| 110 | $\mathrm{T}_{\text {BUF }}$ | Bus free time | 100 kHz mode | 4700 | - | ns | Time the bus must be free before a new transmission can start |
|  |  |  | 400 kHz mode | 1300 | - | ns |  |
|  |  |  | 1.7 MHz mode | N.A. | - | ns |  |
|  |  |  | 3.4 MHz mode | N.A. | - | ns |  |
|  | $\mathrm{T}_{\mathrm{SP}}$ | Input filter spike suppression (SDA and SCL) | 100 kHz mode | - | 50 | ns | NXP Spec states N.A. |
|  |  |  | 400 kHz mode | - | 50 | ns |  |
|  |  |  | 1.7 MHz mode | - | 10 | ns | Spike suppression |
|  |  |  | 3.4 MHz mode | - | 10 | ns | Spike suppression |

Note 1: $\quad$ Serial Interface has equal performance when DGND $>=\mathrm{V}-+0.9 \mathrm{~V}$.
Note 2: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
Note 3: $\quad$ A fast-mode ( 400 kHz ) $\mathrm{I}^{2} \mathrm{C}$ bus device can be used in a standard mode ( 100 kHz ) $\mathrm{I}^{2} \mathrm{C}$ bus system, but the requirement $\mathrm{t}_{\mathrm{SU} ; \mathrm{DAT}}>=250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line $T_{R}$ max. $+t_{\text {SU;DAT }}=1000+250=1250 \mathrm{~ns}$ (according to the standard mode $\mathrm{I}^{2} \mathrm{C}$ bus specification) before the SCL line is released.
Note 6: $\quad$ Not tested.
Note 7: A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
Note 8: $\quad$ Ensured by the $\mathrm{T}_{\mathrm{AA}}$ 3.4 MHz specification test.

## Timing Table Notes:

1. Serial Interface has equal performance when $\mathrm{DGND}>=\mathrm{V}-+0.9 \mathrm{~V}$.
2. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3. A fast-mode $(400 \mathrm{kHz}) \mathrm{I}^{2} \mathrm{C}$ bus device can be used in a standard mode $(100 \mathrm{kHz}) \mathrm{I}^{2} \mathrm{C}$ bus system, but the requirement $t_{\text {SU;DAT }}>=250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line
$\mathrm{T}_{\mathrm{R}}$ max. $+\mathrm{t}_{\text {SU;DAT }}=1000+250=1250 \mathrm{~ns}$ (according to the standard mode $\mathrm{I}^{2} \mathrm{C}$ bus specification) before the SCL line is released.
4. The MCP45HVX1 device must provide a data hold time to bridge the undefined part between $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ of the falling edge of the SCL signal. This specification is not a part of the $I^{2} \mathrm{C}$ specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
5. Use Cb in pF for the calculations.
6. Not tested.
7. A master transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
8. Ensured by the $\mathrm{T}_{\mathrm{AA}} 3.4 \mathrm{MHz}$ specification test.
9. The transition of the $\overline{\text { WLAT }}$ signal between 10 ns before the rising edge (Spec 94) and 200 ns after the rising edge (Spec 95) of the SCL signal is indeterminant if the Write Data is delayed or not.

## TEMPERATURE CHARACTERISTICS

| Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}+=+10 \mathrm{~V}$ to $+36 \mathrm{~V}, \mathrm{~V}-=\mathrm{DGND}=\mathrm{GND}$. |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Temperature Ranges |  |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal Package Resistances |  |  |  |  |  |  |
| Thermal Resistance, 14L-TSSOP (ST) | $\theta_{\mathrm{JA}}$ | - | 100 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance, 20L-QFN (MQ) | $\theta_{\mathrm{JA}}$ | - | 36.1 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10MB file attachment limit of many mail servers.
The MCP45HVX1 Performance Curves document is literature number DS20005307, and can be found on the Microchip web site. Look at the MCP45HVX1 Product Page under Documentation and Software, in the Data Sheets category.

NOTES:

## MCP45HVX1

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.
Additional descriptions of the device pins follows.
TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP45HVX1

| Pin |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TSSOP | QFN | Symbol | Type | Buffer Type |  |
| 14L | 20L |  |  |  |  |
| 1 | 1 | $\mathrm{V}_{\mathrm{L}}$ | P | - | Positive Digital Power Supply Input |
| 2 | 2 | SCL | I | ST | $I^{2} \mathrm{C}^{\text {TM }}$ Serial Clock pin |
| 3 | 3 | A1 | 1 | ST | $\mathrm{I}^{2} \mathrm{C}$ Address 1 |
| 4 | 4 | SDA | I/O | ST | $1^{2} \mathrm{C}$ Serial Data pin |
| 5 | 5 | A0 | 1 | ST | $\mathrm{I}^{2} \mathrm{C}$ Address 0 |
| 6 | 6 | WLAT | I | ST | Wiper Latch Enable <br> $0=$ Received $I^{2} C$ Shift Register Buffer (SPBUF) value is transfered to Wiper register. <br> $1=$ Received $I^{2} C$ data value is held in $I^{2} C$ Shift Register Buffer (SPBUF). |
| 7 | $\begin{array}{r} 8,9,10,17 \\ 18,19,20 \end{array}$ | NC | - | - | Pin not internally connected to die. To reduce noise coupling, connect pin either to DGND or $\mathrm{V}_{\mathrm{L}}$. |
| 8 | 7 | SHDN | I | ST | Shutdown |
| 9 | 11 | DGND | P | - | Ground |
| 10 | 12 | V- | P | - | Analog Negative Potential Supply |
| 11 | 13 | P0B | I/O | A | Potentiometer 0 Terminal B |
| 12 | 14 | POW | I/O | A | Potentiometer 0 Wiper Terminal |
| 13 | 15 | POA | I/O | A | Potentiometer 0 Terminal A |
| 14 | 16 | V+ | P | - | Analog Positive Potential Supply |
| - | 21 | EP | P | - | Exposed Pad, connect to V- signal or Not Connected (floating). (Note 1) |
| Legend: | $\begin{aligned} & \text { A = Analog } \\ & \text { I = Input } \end{aligned}$ |  | ST = Schmitt Trigge |  | I/O = Input/Output $\quad \mathrm{P}=$ Power |

Note 1: The QFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V-pin.

### 3.1 Positive Power Supply Input ( $\mathrm{V}_{\mathrm{L}}$ )

The $\mathrm{V}_{\mathrm{L}}$ pin is the device's positive power supply input. The input power supply is relative to DGND and can range from 1.8 V to 5.5 V . A decoupling capacitor on $\mathrm{V}_{\mathrm{L}}$ (to DGND) is recommended to achieve maximum performance.

### 3.2 Digital Ground (DGND)

The DGND pin is the device's digital ground reference.

### 3.3 Analog Positive Voltage (V+)

Analog circuitry positive supply voltage. Must have a higher potential than the V-pin.

### 3.4 Analog Negative Voltage (V-)

Analog circuitry negative supply voltage. The Vpotential must be lower than or equal to the DGND pin potential.

### 3.5 Serial Clock (SCL)

The SCL pin is the serial interface's Serial Clock pin. This pin is connected to the Host Controller's SCL pin. The MCP45HVX1 is an $I^{2} \mathrm{C}$ slave device, so its SCL pin is an input-only pin.

### 3.6 Serial Data (SDA)

The SDA pin is the serial interface's Serial Data In/Out pin. This pin is connected to the Host Controller's SDA pin. The SDA pin is an open-drain N-Channel driver.
This pin allows the host controller to read and write the digital potentiometer registers (Wiper and TCON).

### 3.7 Address 0 (A0)

The A0 pin is the Address 0 input for the $I^{2} \mathrm{C}$ interface. At the device's POR/BOR the value of the A0 address bit is latched. This input along with the A1 pin completes the device address. This allows up to four MCP45HVXX devices to be on a single $I^{2} \mathrm{C}$ bus.

### 3.8 Address 1 (A1)

The $A 1$ pin is the $I^{2} C$ interface's Address 1 pin. Along with the A0 pins, up to four MCP45HVXX devices can be on a single $I^{2} C$ bus.

### 3.9 Wiper Latch (WLAT)

The WLAT pin is used to hold off the transfer of the received wiper value (in the Shift register) to the Wiper register. This allows this transfer to be synchronized to an external event (such as zero crossing). See Section 4.3.2.

### 3.10 Shutdown (SHDN)

The $\overline{\text { SHDN }}$ pin is used to force the resistor network terminals into the hardware shutdown state. See Section 4.3.1.

### 3.11 Potentiometer Terminal B

The Terminal B pin is connected to the internal potentiometer's Terminal B.
The potentiometer's Terminal $B$ is the fixed connection to the zero-scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 \times 00$ for both 7-bit and 8-bit devices.

The Terminal B pin does not have a polarity relative to the Terminal W or A pins. The Terminal B pin can support both positive and negative current. The voltage on Terminal B must be between V+ and V-.

### 3.12 Potentiometer Wiper (W) Terminal

The Terminal $W$ pin is connected to the internal potentiometer's Terminal $W$ (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The Terminal W pin does not have a polarity relative to Terminal's A or B pins. The Terminal W pin can support both positive and negative current. The voltage on Terminal W must be between V+ and V-.
If the $\mathrm{V}+$ voltage powers-up before the $\mathrm{V}_{\mathrm{L}}$ voltage, the wiper is forced to mid scale once the analog POR voltage is crossed.
If the $\mathrm{V}+$ voltage powers-up after the $\mathrm{V}_{\mathrm{L}}$ voltage is greater than the digital POR voltage, the wiper is forced to the value in the Wiper register once the analog POR voltage is crossed.

### 3.13 Potentiometer Terminal A

The Terminal A pin is connected to the internal potentiometer's Terminal A.
The potentiometer's Terminal $A$ is the fixed connection to the full scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0xFF for 8-bit devices or 0x7F for 7-bit devices.
The Terminal A pin does not have a polarity relative to the Terminal $W$ or $B$ pins. The Terminal A pin can support both positive and negative current. The voltage on Terminal A must be between V+ and V-.

### 3.14 Exposed Pad (EP)

This pad is only on the bottom of the QFN packages. This pad is conductively connected to the device substrate. The EP pin must be connected to the Vsignal or left floating. This pad could be connected to a PCB heat sink to assist as a heat sink for the device.

### 3.15 Not Connected (NC)

This pin is not internally connected to the die. To reduce noise coupling, these pins should be connected to either $\mathrm{V}_{\mathrm{L}}$ or DGND.

### 4.0 FUNCTIONAL OVERVIEW

This data sheet covers a family of two volatile digital potentiometer devices that will be referred to as MCP45HVX1. These devices are:

- MCP45HV31 (7-bit resolution)
- MCP45HV51 (8-bit resolution)

As the Device Block Diagram shows, there are six main functional blocks. These are:

- Operating Voltage Range
- PORIBOR Operation
- Memory Map
- Control Module
- Resistor Network
- Serial Interface ( $\mathbf{I}^{2} \mathrm{C}$ )

The POR/BOR operation and the Memory Map are discussed in this section and the Resistor Network and $I^{2} \mathrm{C}$ operation are described in their own sections. The Device Commands are discussed in Section 7.0.

### 4.1 Operating Voltage Range

The MCP45HVX1 devices have four voltage signals. These are:

- V+ - Analog Power
- $V_{L}$ - Digital Power
- DGND - Digital Ground
- V- - Analog Ground

Figure 4-1 shows the two possible power-up sequences; analog power rails power-up first, or digital power rails power-up first. The device has been designed so that either power rail may power-up first. The device has a POR circuit for both digital power circuitry and analog power circuitry.
If the $\mathrm{V}+$ voltage powers-up before the $\mathrm{V}_{\mathrm{L}}$ voltage, the wiper is forced to mid scale once the analog POR voltage is crossed.
If the $\mathrm{V}+$ voltage powers-up after the $\mathrm{V}_{\mathrm{L}}$ voltage is greater than the digital POR voltage, the wiper is forced to the value in the Wiper register, once the analog POR voltage is crossed.
Figure 4-2 shows the three cases of the digital power signals ( $V_{L} / D G N D$ ) with respect to the analog power signals ( $\mathrm{V}+/ \mathrm{V}-$ ). The device implements level shifts between the digital and analog power systems, which allows the digital interface voltage to be anywhere in the $\mathrm{V}+/ \mathrm{V}$ - voltage window.

| Analog Voltage Powers-Up First |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Referenced to V - |

FIGURE 4-1: Power-On Sequences.


FIGURE 4-2: Voltage Ranges.

### 4.2 POR/BOR Operation

The resistor network's devices are powered by the analog power signals ( $\mathrm{V}+/ \mathrm{V}-$ ), but the digital logic (including the wiper registers) is powered by the digital power signals ( $V_{\mathrm{L}} / \mathrm{DGND}$ ). So, both the digital circuitry and analog circuitry have independent POR/BOR circuits.
The wiper position will be forced to the default state when the $\mathrm{V}+$ voltage (relative to V -) is above the analog POR/BOR trip point. The Wiper register will be in the default state when the $V_{L}$ voltage (relative to DGND) is above the digital POR/BOR trip point.
The digital-signal-to-analog-signal voltage level shifters require a minimum voltage between the $V_{L}$ and $V$ signals. This voltage requirement is below the operating supply voltage specifications. The wiper output may fluctuate while the $V_{L}$ voltage is less than the level shifter operating voltage, since the analog values may not reflect the digital value. Output issues may be reduced by powering-up the digital supply voltages to their operating voltage, before powering the analog supply voltage.

### 4.2.1 POWER-ON RESET

Each power system has its own independent Power-On Reset circuitry. This is done so that regardless of the power-up sequencing of the analog and digital power rails, the wiper output will be forced to a default value after minimum conditions are met for either power supply.
Table 4-1 shows the interaction between the analog and digital PORs for the $\mathrm{V}+$ and $\mathrm{V}_{\mathrm{L}}$ voltages on the wiper pin state.

TABLE 4-1: WIPER PIN STATE BASED ON POR CONDITIONS

| $\mathrm{V}_{\mathrm{L}}$ Voltage | V+ Voltage |  | Comments |
| :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{V}+< \\ \mathrm{V}_{\text {APOR }} \end{gathered}$ | $\begin{aligned} & \mathrm{V}+\geq \\ & \mathrm{V}_{\text {APOR }} \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\text {DPOR }}$ | Unknown | Mid Scale |  |
| $\mathrm{V}_{\mathrm{L}} \geq \mathrm{V}_{\text {DPOR }}$ | Unknown | Wiper Register Value ${ }^{(1)}$ | Wiper register can be updated |

Note 1: Default POR state of the Wiper register value is the mid-scale value.

### 4.2.1.1 Digital Circuitry

The Digital Power-On Reset (DPOR) is the case where the device's $\mathrm{V}_{\mathrm{L}}$ signal has power applied (referenced from DGND) and the voltage rises above the trip point. The Brown-out Reset (BOR) occurs when a device had power applied to it, and the voltage drops below the trip point.
The device's RAM retention voltage ( $\mathrm{V}_{\mathrm{RAM}}$ ) is lower than the $\mathrm{POR} / \mathrm{BOR}$ voltage trip point $\left(\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}\right)$. The maximum $V_{P O R} / V_{B O R}$ voltage is less than 1.8 V .

When the device powers-up, the device $V_{L}$ will cross the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage. Once the $\mathrm{V}_{\mathrm{L}}$ voltage crosses the $V_{P O R} / V_{B O R}$ voltage, the following happens:

- Volatile wiper registers are loaded with the POR/ BOR value
- The TCON registers are loaded with the default values
- The device is capable of digital operation

Table 4-2 shows the default POR/BOR Wiper Register Setting Selection.
When $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}<\mathrm{V}_{\mathrm{L}}<2.7 \mathrm{~V}$, the electrical performance may not meet the data sheet specifications. In this region, the device is capable of incrementing, decrementing, reading and writing to its volatile memory if the proper serial command is executed.

TABLE 4-2: DEFAULT POR/BOR WIPER REGISTER SETTING (DIGITAL)

| Typical $\mathrm{R}_{\mathrm{AB}}$ Value |  | Default POR Wiper Register Setting ${ }^{(1)}$ | Device Resolution | Wiper Code |
| :---: | :---: | :---: | :---: | :---: |
| $5.0 \mathrm{k} \Omega$ | -502 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| 10.0 k $\Omega$ | -103 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| 50.0 k ת | -503 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $100.0 \mathrm{k} \Omega$ | -104 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |

Note 1: Register setting independent of analog power voltage.

### 4.2.1.2 Analog Circuitry

The Analog Power-On Reset (APOR) is the case where the device's $\mathrm{V}+$ pin voltage has power applied (referenced from V -) and the $\mathrm{V}+$ pin voltage rises above the trip point.
Once the $V_{L}$ pin voltage exceeds the digital POR trip point voltage, the Wiper register will control the wiper setting.
Table 4-3 shows the default POR/BOR wiper setting for when the $V_{L}$ pin is not powered (< digital POR trip point).

## TABLE 4-3: DEFAULT POR/BOR WIPER <br> SETTING (ANALOG)

| Typical $\mathrm{R}_{\mathrm{AB}}$ Value |  | Default POR Wiper Setting ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Analog Output Position | Wiper Register Code (hex) |  |
| $5.0 \mathrm{k} \Omega$ | -502 | Mid scale | 0x7F | 8-bit |
|  |  |  | 0x3F | 7-bit |
| 10.0 k $\Omega$ | -103 | Mid scale | 0x7F | 8-bit |
|  |  |  | 0x3F | 7-bit |
| $50.0 \mathrm{k} \Omega$ | -503 | Mid scale | 0x7F | 8-bit |
|  |  |  | 0x3F | 7-bit |
| $100.0 \mathrm{k} \Omega$ | -104 | Mid scale | 0x7F | 8-bit |
|  |  |  | 0x3F | 7-bit |

Note 1: Wiper setting is dependent on the Wiper register value if the $V_{L}$ voltage is greater than the digital POR voltage.


Note: When $\mathrm{V}_{\mathrm{L}}$ is above $\mathrm{V}+$ (floating), the $\mathrm{V}_{\mathrm{L}}$ pin ESD clamping diode will cause the $\mathrm{V}+$ level to be pulled up.
FIGURE 4-3: $\quad D G N D, V_{L}, V+$, and $V$ - Signal Waveform Examples.

### 4.2.2 BROWN-OUT RESET

Each power system has its own independent BrownOut Reset circuitry. This is done so that regardless of the power-down sequencing of the analog and digital power rails, the wiper output will be forced to a default value after the low-voltage conditions are met for either power supply.
Table 4-4 shows the interaction between the analog and digital BORs for the $\mathrm{V}+$ and $\mathrm{V}_{\mathrm{L}}$ voltages on the wiper pin state.

TABLE 4-4: WIPER PIN STATE BASED ON BOR CONDITIONS

| $\mathrm{V}_{\mathrm{L}}$ Voltage | $\mathrm{V}+$ Voltage |  | Comments |
| :--- | :---: | :---: | :--- |
|  | $\mathrm{V}+<$ <br> $\mathrm{V}_{\mathrm{ABOR}}$ | $\mathrm{V}+\geq$ <br> $\mathrm{V}_{\mathrm{ABOR}}$ |  |
|  | Unknown | Mid Scale |  |
| $\mathrm{V}_{\mathrm{L}} \geq \mathrm{V}_{\mathrm{DBOR}}$ | Unknown | Wiper <br> Register <br> Value (1) | Wiper register <br> can be updated |

Note 1: Default POR state of the Wiper register value is the mid-scale value.

### 4.2.2.1 Digital Circuitry

When the device's digital power supply powers-down, the device $\mathrm{V}_{\mathrm{L}}$ pin voltage will cross the digital $\mathrm{V}_{\mathrm{DPOR}} /$ $V_{\text {DBOR }}$ voltage.
Once the $V_{L}$ voltage decreases below the $V_{\text {DPOR }} /$ $V_{\text {DBOR }}$ voltage, the following happens:

- Serial Interface is disabled

If the $V_{L}$ voltage decreases below the $V_{\text {RAM }}$ voltage, the following happens:

- Volatile wiper registers may become corrupted
- TCON registers may become corrupted

Section 4.2.1, Power-on Reset describes what occurs as the voltage recovers above the $\mathrm{V}_{\mathrm{DPOR}} /$ $V_{\text {DBOR }}$ voltage.
Serial commands not completed due to a brown-out condition may cause the memory location to become corrupted.
The brown-out circuit establishes a minimum $\mathrm{V}_{\mathrm{DBOR}}$ threshold for operation ( $\mathrm{V}_{\mathrm{DBOR}}<1.8 \mathrm{~V}$ ). The digital BOR voltage $\left(V_{D B O R}\right)$ is higher than the RAM retention voltage ( $\mathrm{V}_{\mathrm{RAM}}$ ) so that as the device voltage crosses the digital BOR threshold, the value that is loaded into the volatile Wiper register is not corrupted due to RAM retention issues.

When $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\mathrm{DBOR}}$, all communications are ignored and potentiometer terminals are forced to the analog BOR state.

Whenever $\mathrm{V}_{\mathrm{L}}$ transitions from $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\mathrm{DBOR}}$ to $\mathrm{V}_{\mathrm{L}}>$ $V_{\text {DBOR }}$, (a POR event) the wiper's POR/BOR value is latched into the Wiper register and the volatile TCON register is forced to the POR/BOR state.

When $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}}$, the device is capable of digital operation.
Table 4-5 shows the digital potentiometer's level of functionality across the entire $\mathrm{V}_{\mathrm{L}}$ range, while Figure 4-4 illustrates the Power-Up and Brown-Out functionality.

### 4.2.2.2 Analog Circuitry

The Analog Brown-Out-Reset (ABOR) is the case where the device's $V+$ pin has power applied (referenced from $V$-) and the $V+$ pin voltage drops below the trip point. In this case, the resistor network terminal's pins can become an unknown state.

TABLE 4-5: DEVICE FUNCTIONALITY AT EACH $\mathrm{V}_{\mathrm{L}}$ REGION

| $\mathrm{V}_{\mathrm{L}}$ Level | V+/V- Level | Serial Interface | Potentiometer Terminals ${ }^{(2)}$ | Wiper |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Register Setting | Output <br> (2) |  |
| $\mathrm{V}_{\mathrm{L}}<\mathrm{V}_{\text {DBOR }}<1.8 \mathrm{~V}$ | Valid range | Ignored | "Unknown" | Unknown | Invalid |  |
|  | Invalid range | Ignored | "Unknown" | Unknown | Invalid |  |
| $\mathrm{V}_{\mathrm{DBOR}} \leq \mathrm{V}_{\mathrm{L}}<1.8 \mathrm{~V}$ | Valid range | "Unknown" | Connected | Volatile Wiper Register initialized | Valid | The volatile registers are forced to the POR/BOR state when $\mathrm{V}_{\mathrm{L}}$ transitions above the $V_{D P O R}$ trip point |
|  | Invalid range | "Unknown" | Connected |  | Invalid |  |
| $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{L}} \leq 5.5 \mathrm{~V}$ | Valid range | Accepted | Connected | Volatile Wiper Register determines Wiper Setting | Valid |  |
|  | Invalid range | Accepted | Connected |  | Invalid |  |

Note 1: For system voltages below the minimum operating voltage, it is recommended to use a voltage supervisor to hold the system in Reset. This ensures that MCP45HVX1 commands are not attempted out of the operating range of the device.
2: Assumes that $\mathrm{V}+>\mathrm{V}_{\mathrm{APOR}}$.


FIGURE 4-4: $\quad$ Power-Up and Brown Out - V+/V- at Normal Operating Voltage.

### 4.3 Control Module

The control module controls the following functionality:

- Shutdown
- Wiper Latch


### 4.3.1 SHUTDOWN

The MCP45HVX1 has two methods to disconnect the terminal's pins (POA, POW, and POB) from the resistor network. These are:

- Hardware Shutdown pin ( $\overline{\mathrm{SHDN}}$ )
- Terminal Control Register (TCON)


### 4.3.1.1 Hardware Shutdown Pin Operation

The $\overline{\text { SHDN }}$ pin has the same functionality as Microchip's family of standard voltage devices. When the $\overline{\text { SHDN }}$ pin is Low, the POA terminal will disconnect (become open) while the POW terminal simultaneously connects to the POB terminal (see Figure 4-5).

Note: When the $\overline{\mathrm{SHDN}}$ pin is Active $\left(\mathrm{V}_{\mathrm{IL}}\right)$, the state of the TCON register bits is overridden (ignored). When the state of the $\overline{\mathrm{SHDN}}$ pin returns to the Inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, the TCON register bits return to controlling the terminal connection state. That is, the value in the TCON register is not corrupted.

The Hardware Shutdown Pin mode does not corrupt the volatile Wiper register. When Shutdown is exited, the device returns to the wiper setting specified by the volatile wiper value. See Section 5.7 for additional description details.

Note: When the $\overline{\mathrm{SHDN}}$ pin is active, the serial interface is not disabled, and serial interface activity is executed.


### 4.3.1.2 Terminal Control Register

The Terminal Control (TCON) register allows the device's terminal pins to be independently removed from the application circuit. These terminal control settings do not modify the wiper setting values. Also, this has no effect on the serial interface and the memory/wipers are still under full user control.
The resistor network has four TCON bits associated with it. One bit for each terminal (A, W, and B) and one to have a software configuration that matches the configuration of the $\overline{\text { SHDN }} \mathrm{pin}$. These bits are named R0A, ROW, R0B, and R0HW. Register 4-1 describes the operation of the ROHW, ROA, ROB, and ROW bits.
Note: When the ROHW bit forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the state of the TCON register ROA, ROW, and ROB bits is overridden (ignored). When the state of the ROHW bit no longer forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the TCON register ROA, ROW, and ROB bits return to controlling the terminal connection state. That is, the ROHW bit does not corrupt the state of the ROA, ROW, and ROB bits.
Figure 4-6 shows how the $\overline{\text { SHDN }}$ pin signal and the ROHW bit signal interact to control the hardware shutdown of each resistor network (independently).


FIGURE 4-6: ROHW bit and $\overline{\text { SHDN }}$ pin Interaction.

### 4.3.2 WIPER LATCH

The wiper latch pin is used to control when the new wiper value in the Wiper register is transferred to the wiper. This is useful for applications that need to synchronize the wiper updates. This may be for synchronization to an external event, such as zero crossing, or to synchronize the update of multiple digital potentiometers.
When the WLAT pin is High, transfers from the Wiper register to the wiper are inhibited. When the WLAT pin is Low, transfers may occur from the Wiper register to the wiper. Figure 4-7 shows the interaction of the WLAT pin during an $I^{2} \mathrm{C}$ command and the loading of the wiper.
If the external event crossing time is long, then the wiper could be updated the entire time that the WLAT signal is Low. Once the WLAT signal goes High, the transfer from the Wiper register is disabled. The Wiper register can continue to be updated.
If the application does not require synchronized Wiper register updates, then the $\overline{\text { WLAT }}$ pin should be tied Low.

Note 1: This feature only inhibits the data transfer from the Wiper register to the wiper.
2: When the $\overline{\text { WLAT }}$ pin becomes active, data transferred to the wiper will not be corrupted due to the Wiper Register Buffer getting loaded from an active $\mathrm{I}^{2} \mathrm{C}$ command.

### 4.3.3 DEVICE CURRENT MODES

There are two current modes for volatile devices. These are:

- Serial Interface Inactive (static operation)
- Serial Interface Active

For the $I^{2} C$ interface, static operation occurs when the SDA and the SCL pins are static (High or Low).


FIGURE 4-7: $\overline{W L A T}$ Interaction with I ${ }^{2}$ C ACK Pulse

### 4.4 Memory Map

The device memory supports 16 locations that are 8bits wide ( $16 \times 8$ bits). This memory space contains only volatile locations (see Table 4-7).

### 4.4.1 VOLATILE MEMORY (RAM)

There are two volatile memory locations. These are:

- Volatile Wiper 0
- Terminal Control (TCONO) Register 0

The volatile memory starts functioning at the RAM retention voltage ( $\mathrm{V}_{\mathrm{RAM}}$ ). The POR/BOR wiper code is shown in Table 4-6.
Table 4-7 shows this memory map and which serial commands operate (and do not) on each of these locations.
Accessing an "invalid" address (for that device) or an invalid command for that address will cause an error condition on the serial interface. A Start bit is required to clear this error condition.

TABLE 4-6: WIPER REGISTER POR STANDARD SETTINGS (DIGITAL)

| Resistance <br> Code | Typical <br> $\mathbf{R}_{\text {AB }}$ Value | Default <br> POR Wiper <br> Setting | Wiper <br> Code |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | 7-bit |  |
|  | $5.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3Fh |
| -103 | $10.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3 Fh |
| -503 | $50.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3 Fh |
| -104 | $100.0 \mathrm{k} \Omega$ | Mid scale | 7Fh | 3 Fh |

### 4.4.1.1 Write to Invalid (Reserved) Addresses

Any write to a reserved address will be ignored and will generate an error condition. A Start bit is required to clear this error condition.

TABLE 4-7: MEMORY MAP AND THE SUPPORTED COMMANDS

| Address | Function | Allowed Commands | Disallowed Commands ${ }^{(1)}$ | Memory Type |
| :--- | :--- | :---: | :---: | :---: |
| 00h | Volatile Wiper 0 | Read, Write, <br> Increment, Decrement | - | RAM |
| 01h-03h | Reserved | none | Read, Write, <br> Increment, Decrement | - |
| 04h | Volatile <br> TCON Register | Read, Write | Increment, Decrement | RAM |
| 05h-0Fh | Reserved | none | Read, Write, <br> Increment, Decrement | - |

Note 1: This command on this address will generate an error condition. A Start bit is required to clear this error condition.

### 4.4.1.2 Terminal Control (TCON) Registers

The Terminal Control (TCON) Register contains four control bits for wiper 0. Register 4-1 describes each bit of the TCON register.
The state of each resistor network terminal connection is individually controlled. That is, each terminal connection ( $\mathrm{A}, \mathrm{B}$ and W ) can be individually connected/ disconnected from the resistor network. This allows the system to minimize the currents through the digital potentiometer.

The value that is written to this register will appear on the resistor network terminals when the serial command has completed.
On a POR/BOR, the registers are loaded with FFh, for all terminals connected. The host controller needs to detect the POR/BOR event and then update the volatile TCON register values.

REGISTER 4-1: TCONO BITS ${ }^{(1,2)}$

| R-1 | R-1 | R-1 | R-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | R0HW | R0A | R0W | R0B |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 7:4 D7-D4: Reserved. Forced to " 1 "
bit 3 ROHW: Resistor 0 Hardware Configuration Control bit
This bit forces Resistor 0 into the "shutdown" configuration of the Hardware pin
$1=$ Resistor 0 is NOT forced to the hardware pin "shutdown" configuration
$0=$ Resistor 0 is forced to the hardware pin "shutdown" configuration
bit 2 ROA: Resistor 0 Terminal A (POA pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Network
$1=\mathrm{P} 0 \mathrm{~A}$ pin is connected to the Resistor 0 Network
$0=$ POA pin is disconnected from the Resistor 0 Network
bit 1 ROW: Resistor 0 Wiper (POW pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network
$1=$ POW pin is connected to the Resistor 0 Network
$0=$ POW pin is disconnected from the Resistor 0 Network
bit $0 \quad$ ROB: Resistor 0 Terminal B (POB pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network
$1=\mathrm{POB}$ pin is connected to the Resistor 0 Network
$0=$ POB pin is disconnected from the Resistor 0 Network
Note 1: These bits do not affect the Wiper register values.
2: The hardware $\overline{\mathrm{SHDN}}$ pin (when active) overrides the state of these bits. When the $\overline{\mathrm{SHDN}}$ pin returns to the inactive state, the TCON register will control the state of the terminals. The SHDN pin does not modify the state of the TCON bits.

NOTES:

### 5.0 RESISTOR NETWORK

The resistor network has either 7-bit or 8-bit resolution. Each resistor network allows zero-scale to full-scale connections. Figure 5-1 shows a block diagram for the resistive network of a device. The resistor network has up to three external connections. These are referred to as Terminal A, Terminal B, and the wiper (or Terminal W).

The resistor network is made up of several parts. These include:

- Resistor Ladder Module
- Wiper
- Shutdown Control (terminal connections)

Terminal $A$ and $B$ as well as the wiper $W$ do not have a polarity. These terminals can support both positive and negative current.


Note 1: The wiper resistance is dependent on several factors including wiper code, device $\mathrm{V}+$ voltage, terminal voltages (on $\mathrm{A}, \mathrm{B}$ and W ), and temperature.
Also for the same conditions, each tap selection resistance has a small variation. This $R_{W}$ variation has greater effect on some specifications (such as INL) for the smaller resistance devices ( $5.0 \mathrm{k} \Omega$ ) compared to larger resistance devices ( $100.0 \mathrm{k} \Omega$ ).

### 5.1 Resistor Ladder Module

The $R_{A B}$ resistor ladder is composed of the series of equal value Step resistors ( $\mathrm{R}_{\mathrm{S}}$ ) and the Full-Scale $\left(\mathrm{R}_{\mathrm{FS}}\right)$ and Zero-Scale ( $\mathrm{R}_{\mathrm{ZS}}$ ) resistances:

$$
R_{A B}=R_{Z S}+n * R_{S}+R_{F S}
$$

Where " $n$ " is determined by the resolution of the device. The $R_{F S}$ and $R_{Z S}$ resistances are discussed in Section 5.1.3.
There is a connection point (tap) between each $\mathrm{R}_{\mathrm{S}}$ resistor. Each tap point is a connection point for an analog switch. The opposite side of the analog switch is connected to a common signal which is connected to the Terminal W (wiper) pin (see Section 5.2).
Figure 5-1 shows a block diagram of the Resistor Network. The $R_{A B}$ (and $R_{S}$ ) resistance has small variations over voltage and temperature.
The end points of the resistor ladder are connected to analog switches, which are connected to the device Terminal A and Terminal B pins. In the ideal case, these switches would have $0 \Omega$ of resistance, that is $R_{F S}=R_{Z S}=0 \Omega$. This will also be referred to as the Simplified model.
For an 8-bit device, there are 255 resistors in a string between Terminal A and Terminal B. The wiper can be set to tap onto any of these 255 resistors, thus providing 256 possible settings (including Terminal A and Terminal B). A wiper setting of 00 h connects Terminal W (wiper) to Terminal B (zero scale). A wiper setting of 7Fh is the mid-scale setting. A wiper setting of FFh connects Terminal W (wiper) to Terminal A (full scale). Table 5-2 illustrates the full wiper setting map.

For a 7-bit device, there are 127 resistors in a string between Terminal A and Terminal B. The wiper can be set to tap onto any of these 127 resistors, thus providing 128 possible settings (including Terminal A and Terminal B). A wiper setting of 00h connects Terminal W (wiper) to Terminal B (zero scale). A wiper setting of 3Fh is the mid-scale setting. A wiper setting of 7Fh connects the wiper to Terminal A (full scale). Table 5-2 illustrates the full wiper setting map.

### 5.1.1 $\quad R_{A B}$ CURRENT ( $\mathrm{I}_{\mathrm{RAB}}$ )

The current through the $R_{A B}$ resistor ( $A$ pin to $B$ pin) is dependent on the voltage on the $V_{A}$ and $V_{B}$ pins and the $\mathrm{R}_{\mathrm{AB}}$ resistance.

EQUATION 5-1: $\quad R_{A B}$

$$
R_{A B}=R_{Z S}+\left(n * R_{S}\right)+R_{F S}=\frac{\left|\left(V_{A}-V_{B}\right)\right|}{\left(I_{R A B}\right)}
$$

$\mathrm{V}_{\mathrm{A}}$ is the voltage on the $\mathrm{V}_{\mathrm{A}}$ pin.
$V_{B}$ is the voltage on the $V_{B}$ pin.
$I_{\text {RAB }}$ is the current from the POA pin to the POB pin.

FIGURE 5-1: Resistor Block Diagram.

### 5.1.2 STEP RESISTANCE $\left(\mathrm{R}_{\mathrm{S}}\right)$

Step resistance $\left(\mathrm{R}_{\mathrm{S}}\right)$ is the resistance from one tap setting to the next. This value will be dependent on the $R_{A B}$ value that has been selected (and the full-scale and zero-scale resistances). The $R_{S}$ resistors are manufactured so that they should be very consistent with each other, and track each other's values as voltage and/or temperature change.
Equation 5-2 shows the simplified and detailed equations for calculating the $R_{S}$ value. The simplified equation assumes $R_{F S}=R_{Z S}=0 \Omega$. Table 5-1 shows example step resistance calculations for each device, and the variation of the detailed model ( $R_{F S} \neq 0 \Omega$; $R_{Z S} \neq 0 \Omega$ ) from the simplified model ( $R_{F S}=R_{Z S}=0 \Omega$ ). As the $R_{A B}$ resistance option increases, the effects of the $R_{Z S}$ and $R_{F S}$ resistance decreases.
The total resistance of the device has minimal variation due to operating voltage (see device characterization graphs).
Equation 5-2 shows calculations for the step resistance.

## EQUATION 5-2: $\quad R_{S}$ CALCULATION

Simplified Model (assumes $\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{ZS}}=0 \Omega$ )


-     -         -             -                 - $-\overline{\text { Detailed Model }}$

$$
\begin{gathered}
R_{A B}=R_{F S}+\left(n * R_{S}\right)+R_{Z S} \\
R_{S}=\frac{R_{A B}-R_{F S}-R_{Z S}}{n}
\end{gathered}
$$

or

$$
R_{S}=\frac{\frac{\left(V_{F S}-V_{Z S}\right)}{n}}{I_{A B}}
$$

Where:
"n" = 255 (8-bit) or 127 (7-bit)
$V_{\text {FS }}$ is the wiper voltage at full-scale code
$V_{Z S}$ is the wiper voltage at zero-scale code
$\mathrm{I}_{\mathrm{AB}}$ is the current between Terminal A and Terminal B

TABLE 5-1: EXAMPLE STEP RESISTANCES ( $\mathrm{R}_{\mathrm{S}}$ ) CALCULATIONS

| Example Resistance ( $\Omega$ ) |  |  |  |  | Variation $\%{ }^{(1)}$ | Resolution | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {AB }}$ | $\mathrm{R}_{\mathrm{Zs}}{ }^{(3)}$ | $\mathrm{R}_{\mathrm{FS}}{ }^{(3)}$ | $\mathbf{R}_{\mathbf{S}}$ |  |  |  |  |
|  |  |  | Equation | Value |  |  |  |
| 5,000 | 0 | 0 | 5,000 / 127 | 39.37 | 0 | $\begin{aligned} & \hline \text { 7-bit } \\ & \left(127 R_{S}\right) \end{aligned}$ | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 4,860 / 127 | 38.27 | -2.80 |  |  |
|  | 0 | 0 | 5,000 / 255 | 19.61 | 0 | 8-bit | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 4,860 / 255 | 19.06 | -2.80 | (255 R ${ }_{\text {S }}$ ) |  |
| 10,000 | 0 | 0 | 10,000 / 127 | 78.74 | 0 | $\begin{aligned} & 7 \text {-bit } \\ & \left(127 R_{S}\right) \end{aligned}$ | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 9,860 / 127 | 77.64 | -1.40 |  |  |
|  | 0 | 0 | 10,000 / 255 | 39.22 | 0 | 8-bit | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 9,860 / 255 | 38.67 | -1.40 | (255 R ${ }_{\text {S }}$ ) |  |
| 50,000 | 0 | 0 | 50,000 / 127 | 393.70 | 0 | $\begin{aligned} & \text { 7-bit } \\ & \left(127 R_{S}\right) \end{aligned}$ | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 49,860 / 127 | 392.60 | -0.28 |  |  |
|  | 0 | 0 | 50,000 / 255 | 196.08 | 0 |  | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 49,860 / 255 | 195.53 | -0.28 | $\text { (255 RS })$ |  |
| 100,000 | 0 | 0 | 100,000 / 127 | 787.40 | 0 | 7-bit | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 99,860 / 127 | 786.30 | -0.14 | $\left(127 R_{S}\right)$ |  |
|  | 0 | 0 | 100,000 / 255 | 392.16 | 0 | 8-bit | Simplified Model ${ }^{(2)}$ |
|  | 80 | 60 | 99,860 / 255 | 391.61 | -0.14 | (255 R ${ }^{\text {S }}$ ) |  |

Note 1: Delta \% from Simplified Model $R_{S}$ calculation value:
2: Assumes $R_{F S}=R_{Z S}=0 \Omega$.
3: Zero-Scale ( $\mathrm{R}_{\mathrm{ZS}}$ ) and Full-Scale $\left(\mathrm{R}_{\mathrm{FS}}\right)$ resistances are dependent on many operational characteristics of the device, including the $V+/ V$ - voltage, the voltages on the $A, B$ and $W$ terminals, the wiper code selected, the $R_{A B}$ resistance, and the temperature of the device.

### 5.1.3 $\quad R_{F S}$ AND R ${ }_{Z S}$ RESISTORS

The $R_{F S}$ and $R_{Z s}$ resistances are artifacts of the $R_{A B}$ resistor network implementation. In the ideal model, the $R_{F S}$ and $R_{Z S}$ resistances would be $0 \Omega$. These resistors are included in the block diagram to help better model the actual device operation. Equation 5-3 shows how to estimate the $R_{S}, R_{F S}$, and $R_{Z S}$ resistances, based on the measured voltages of $\mathrm{V}_{\mathrm{AB}}, \mathrm{V}_{\mathrm{FS}}$, and $\mathrm{V}_{\mathrm{ZS}}$ and the measured current $\mathrm{I}_{\mathrm{AB}}$.
EQUATION 5-3: ESTIMATING $\mathbf{R}_{\mathbf{S}}, \mathbf{R}_{\mathrm{FS}}$, AND R ${ }_{\text {ZS }}$

$$
\begin{aligned}
R_{F S} & =\frac{\left|\left(V_{A}-V_{F S}\right)\right|}{\left(I_{R A B}\right)} \\
R_{Z S} & =\frac{\left|\left(V_{Z S}-V_{B}\right)\right|}{\left(I_{R A B}\right)} \\
R_{S} & =\frac{V_{S}}{\left(I_{R A B}\right)}
\end{aligned}
$$

Where:

$$
\begin{array}{ll}
V_{S}=\frac{\left(V_{F S}-V_{Z S}\right)}{255} & \text { (8-bit device) } \\
V_{S}=\frac{\left(V_{F S}-V_{Z S}\right)}{127} & \text { (7-bit device) }
\end{array}
$$

$\mathrm{V}_{\mathrm{FS}}$ is the $\mathrm{V}_{\mathrm{W}}$ voltage when the wiper code is at full scale.
$\mathrm{V}_{\mathrm{ZS}}$ is the $\mathrm{V}_{\mathrm{W}}$ voltage when the wiper code is at zero scale.

### 5.2 Wiper

The Wiper terminal is connected to an analog switch MUX, where one side of all the analog switches are connected together, the W terminal. The other side of each analog switch is connected to one of the taps of the $\mathrm{R}_{\mathrm{AB}}$ resistor string (see Figure 5-1).
The value in the volatile Wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder. The Wiper register is 8 -bits wide, and Table $5-2$ shows the wiper value state for both 7 -bit and 8 -bit devices.
The wiper resistance $\left(R_{W}\right)$ is the resistance of the selected analog switch in the analog MUX. This resistance is dependent on many operational characteristics of the device, including the $\mathrm{V}+/ \mathrm{V}$ - voltage, the voltages on the $A, B$ and $W$ terminals, the wiper code selected, the $R_{A B}$ resistance, and the temperature of the device.
When the wiper value is at zero scale (00h), the wiper is connected closest to the B terminal. When the wiper value is at full scale (FFh for 8-bit, 7Fh for 7-bit), the wiper is connected closest to the A terminal.
A zero-scale wiper value connects the $W$ terminal (wiper) to the B terminal (wiper $=00 \mathrm{~h}$ ). A full-scale wiper value connects the W terminal (wiper) to the A terminal (wiper $=$ FFh (8-bit), or wiper $=7$ Fh (7-bit)). In these configurations, the only resistance between the Terminal W and the other terminal ( $A$ or $B$ ) is that of the analog switches.

TABLE 5-2: VOLATILE WIPER VALUE VS. WIPER POSITION

| Wiper Setting |  |  |
| :---: | :---: | :--- |
| 7-bit | 8-bit |  |
| 7Fh | FFh | Full Scale (W = A), Increment <br> commands ignored |
| 7Eh-40h | FEh-80h | W = N |
| 3Fh | 7Fh | W = N (Mid Scale) |
| 3Eh-01h | 7Eh-01h | W = N |
| 00h | 00h | Zero Scale (W = B) <br> Decrement command <br> ignored |

### 5.2.1 WIPER RESISTANCE ( $\mathrm{R}_{\mathrm{W}}$ )

Wiper resistance is significantly dependent on:

- The Resistor Network's Supply Voltage ( $\mathrm{V}_{\mathrm{RN}}$ )
- The Resistor Network's Terminal (A, B, and W) Voltages
- Switch leakage (occurs at higher temperatures)
- I ${ }_{W}$ current

Figure 5-2 show the wiper resistance characterization data for all four $R_{A B}$ resistances and temperatures. Each $R_{A B}$ resistance determined the maximum wiper current based on worst-case conditions $\mathrm{R}_{\mathrm{AB}}=\mathrm{R}_{\mathrm{AB}}$ maximum and at full-scale code, $\mathrm{V}_{\mathrm{BW}} \sim=\mathrm{V}+$ (but not exceeding $V+$ ). The $\mathrm{V}+$ targets were $10 \mathrm{~V}, 20 \mathrm{~V}$, and 36 V . What this graph shows is that at higher $\mathrm{R}_{\mathrm{AB}}$ resistances ( $50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ ) and at the highest temperature $\left(+125^{\circ} \mathrm{C}\right)$, the analog switch leakage causes an increase in the measured result of $R_{W}$, where $R_{W}$ is measured in a rheostat configuration with $R_{W}=\left(V_{B W}\right.$ $\left.V_{B A}\right) / I_{B W}$.


FIGURE 5-2: $\quad R_{W}$ Resistance vs $R_{A B}$, Wiper Current ( $I_{W}$ ), Temperature and Wiper Code.

Since there is minimal variation of the total device resistance ( $\mathrm{R}_{\mathrm{AB}}$ ) over voltage, at a constant temperature (see device characterization graphs), the change in wiper resistance over voltage can have a significant impact on the $R_{I N L}$ and $R_{\text {DNL }}$ errors.

### 5.2.2 POTENTIOMETER CONFIGURATION

In a potentiometer configuration, the wiper resistance variation does not affect the output voltage seen on the W pin and therefore is not a significant source of error.

### 5.2.3 RHEOSTAT CONFIGURATION

In a rheostat configuration, the wiper resistance variation creates nonlinearity in the $R_{B W}$ (or $R_{A W}$ ) value. The lower the nominal resistance $\left(R_{A B}\right)$, the greater the possible relative error. Also, a change in voltage needs to be taken into account. For the $5.0 \mathrm{k} \Omega$ device, the maximum wiper resistance at 5.5 V is approximately $6 \%$ of the total resistance, while at 2.7 V it is approximately $6.5 \%$ of the total resistance.

### 5.2.4 LEVEL SHIFTERS <br> (DIGITAL TO ANALOG)

Since the digital logic may operate anywhere within the analog power range, level shifters are present so that the digital signals control the analog circuitry. This level shifter logic is relative to the V - and $\mathrm{V}_{\mathrm{L}}$ voltages. A delta voltage of 2.7 V between $\mathrm{V}_{\mathrm{L}}$ and V - is required for the serial interface to operate at the maximum specified frequency.

### 5.3 Terminal Currents

The terminal currents are limited by several factors, including the $R_{A B}$ resistance ( $R_{S}$ resistance). The maximum current occurs when the wiper is at either the zero-scale ( $\mathrm{l}_{\mathrm{BW}}$ ) or full-scale ( $\mathrm{I}_{\mathrm{AW}}$ ) code. In this case, the current is only going through the analog switches (see $I_{T}$ specification in Electrical Characteristics). When the current passes through at least one $\mathrm{R}_{\mathrm{S}}$ resistive element, then the maximum terminal current $\left(I_{T}\right)$ has a different limit. The current through the $R_{A B}$ resistor is limited by the $R_{A B}$ resistance. The worst case (max current) occurs when the resistance is at the minimum $R_{A B}$ value.
Higher current capabilities allow a greater delta voltage between the desired terminals for a given resistance. This also allows a more usable range of wiper code val-
ues, without violating the maximum terminal current specification. Table $5-3$ shows resistance and current calculations based on the $R_{A B}$ resistance ( $R_{S}$ resistance) for a system that supports $\pm 18 \mathrm{~V}$ ( $\Delta 36 \mathrm{~V}$ ). In Rheostat configuration, the minimum wiper code value is shown (for $V_{B W}=36 \mathrm{~V}$ ). As the $\mathrm{V}_{\mathrm{BW}}$ voltage decreases, the minimum wiper code value also decreases. Using a wiper code less then this value will cause the maximum terminal current $\left(l_{T}\right)$ specification to be violated.

Note: For high terminal-current applications, it is recommended that proper PCB layout techniques be used to address the thermal implications of this high current. The QFN package has better thermal properties than the TSSOP package.

## TABLE 5-3: TERMINAL (WIPER) CURRENT AND WIPER SETTINGS ( $\mathrm{R}_{\mathrm{W}}=\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{Zs}}=0 \Omega$ )

| $\mathrm{R}_{\mathrm{AB}}$ Resistance ( $\Omega$ ) |  |  | $\mathrm{R}_{\mathbf{S}(\mathrm{MIN})}(\Omega)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical | Min | Max | 8-bit | 7-bit |  |  |  | 8-bit | 7-bit | 8-bit | 7-bit |
| 5,000 | 4,000 | 6,000 | 15.686 | 31.496 | 9.00 | 25.0 | 1,440 | 91 | 45 | 0.392 | 0.787 |
| 10,000 | 8,000 | 12,000 | 31.373 | 62.992 | 4.50 | 12.5 | 2,880 | 91 | 45 | 0.392 | 0.787 |
| 50,000 | 40,000 | 60,000 | 156.863 | 314.961 | 0.90 | 6.5 | 5539 | 35 | 17 | 1.020 | 2.047 |
| 100,000 | 80,000 | 120,000 | 313.725 | 629.9 | 0.45 | 6.5 | 5539 | 17 | 8 | 2.039 | 4.094 |

Note 1: $\mathrm{I}_{\mathrm{BW}}$ or $\mathrm{I}_{\mathrm{AW}}$ currents can be much higher than this depending on voltage differential between Terminal B and Terminal W or Terminal A and Terminal W.
2: Any $R_{B W}$ resistance greater than this limits the current.
3: If $\mathrm{V}_{\mathrm{BW}}=36 \mathrm{~V}$, then the wiper code value must be greater than or equal to Min ' N '. Wiper codes less than Min ' N ' will cause the wiper current ( $\mathrm{I}_{\mathrm{W}}$ ) to exceed the specification. Wiper codes greater than Min ' N ' will cause the wiper current to be less than the maximum. The Min ' $N$ ' number has been rounded up from the calculated number to ensure that the wiper current does not exceed the maximum specification.

Figure 5-3 through Figure 5-6 show a graph of the calculated currents (minimum, typical, and maximum) for each resistor option. These graphs are based on $25 \mathrm{~mA}(5 \mathrm{k} \Omega), 12.5 \mathrm{~mA}(10 \mathrm{k} \Omega)$, and $6.5 \mathrm{~mA}(50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ ) specifications.
To ensure no damage to the resistor network (including long-term reliability) the maximum terminal current must not be exceeded. This means that the application must assume that the $R_{A B}$ resistance is the minimum $R_{A B}$ value ( $R_{A B(M I N)}$, see blue lines in graphs).
Looking at the $50 \mathrm{k} \Omega$ device, the maximum terminal current is 6.5 mA . That means that any wiper code value greater than 36 ensures that the terminal current is less than 6.5 mA . This is $\sim 14 \%$ of the full-scale value. If the application could change to the $100 \mathrm{k} \Omega$ device, which has the same maximum terminal current specification, any wiper code value greater than 18 ensures that the terminal current is less than 6.5 mA . This is $\sim 7 \%$ of the full-scale value. Supporting higher terminal current allows a greater wiper code range for a given $\mathrm{V}_{\mathrm{BW}}$ voltage.


FIGURE 5-3: Maximum I ${ }_{B W}$ vs Wiper
Code-5k .


FIGURE 5-4: Maximum $I_{B W}$ vs Wiper
Code-10 k $\Omega$.


FIGURE 5-5: Maximum $I_{B W}$ vs Wiper
Code - $50 \mathrm{k} \Omega$.


FIGURE 5-6: Maximum $I_{B W}$ vs Wiper
Code - $100 \mathrm{k} \Omega$.
Figure 5-7 shows a graph of the maximum $\mathrm{V}_{\mathrm{BW}}$ voltage vs wiper code (for $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ devices). To ensure that no damage is done to the resistor network, the $R_{A B(M I N)}$ resistance (blue line) should be used to determine $V_{B W}$ voltages for the circuit. Devices where the $R_{A B}$ resistance is greater than the $R_{A B(M I N)}$ resistance will naturally support a higher voltage limit.


FIGURE 5-7: Maximum $V_{B W}$ vS Wiper Code ( $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ devices).

## MCP45HVX1

Table 5-4 shows the maximum $\mathrm{V}_{\mathrm{BW}}$ voltage that can be applied across the Terminal B to Terminal W pins for a given wiper code value (for the $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ devices). These calculations assume the ideal model $\left(R_{W}=R_{F S}=R_{Z S}=0 \Omega\right)$ and show the calculations based on $\mathrm{R}_{\mathrm{S}(\mathrm{MIN})}$ and $\mathrm{R}_{\mathrm{S}(\mathrm{MAX})}$. Table $5-5$ shows the same calculations for the $50 \mathrm{k} \Omega$ devices, and Table 5-6 shows the calculations for the $100 \mathrm{k} \Omega$ devices. These tables are supplied as a quick reference.

TABLE 5-4: MAX $\mathrm{V}_{\mathrm{BW}}$ AT EACH WIPER CODE $\left(\mathrm{R}_{\mathrm{W}}=\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{Zs}}=0 \Omega\right)$ FOR $\mathrm{V}+-\mathrm{V}-=36 \mathrm{~V}$, $5 \mathrm{~K} \Omega$ AND $10 \mathrm{~K} \Omega$ DEVICES

| Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec | $\mathbf{R}_{\text {S(MIN) }}$ | $\mathbf{R}_{\mathbf{S ( M A X )}}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\mathbf{R}_{\mathbf{S}(\mathrm{MAX})}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S ( M I N )}}$ | $\mathbf{R}_{\mathbf{S}(\mathrm{MAX})}$ |
| 00h | 0 | 0.000 | 0.000 | 20h | 32 | 12.549 | 18.824 | 40h | 64 | 25.098 |  |
| 01h | 1 | 0.392 | 0.588 | 21h | 33 | 12.941 | 19.412 | 41h | 65 | 25.490 |  |
| 02h | 2 | 0.784 | 1.176 | 22h | 34 | 13.333 | 20.000 | 42h | 66 | 25.882 |  |
| 03h | 3 | 1.176 | 1.765 | 23h | 35 | 13.725 | 20.588 | 43h | 67 | 25.275 |  |
| 04h | 4 | 1.569 | 2.353 | 24h | 36 | 14.118 | 21.176 | 44h | 68 | 26.667 |  |
| 05h | 5 | 1.961 | 2.941 | 25h | 37 | 14.510 | 21.765 | 45h | 69 | 27.059 |  |
| 06h | 6 | 2.353 | 3.529 | 26h | 38 | 14.902 | 22.353 | 46h | 70 | 27.451 |  |
| 07h | 7 | 2.745 | 4.118 | 27h | 39 | 15.294 | 22.941 | 47h | 71 | 27.843 |  |
| 08h | 8 | 3.137 | 4.706 | 28h | 40 | 15.686 | 23.529 | 48h | 72 | 28.235 |  |
| 09h | 9 | 3.529 | 5.294 | 29h | 41 | 16.078 | 24.118 | 49h | 73 | 28.627 |  |
| OAh | 10 | 3.922 | 5.882 | 2Ah | 42 | 16.471 | 24.706 | 4Ah | 74 | 29.020 |  |
| OBh | 11 | 4.314 | 6.471 | 2Bh | 43 | 16.863 | 25.294 | 4Bh | 75 | 29.412 |  |
| 0Ch | 12 | 4.706 | 7.059 | 2Ch | 44 | 17.255 | 25.882 | 4Ch | 76 | 29.804 |  |
| ODh | 13 | 5.098 | 7.647 | 2Dh | 45 | 17.647 | 26.471 | 4Dh | 77 | 30.196 |  |
| OEh | 14 | 5.490 | 8.235 | 2Eh | 46 | 18.039 | 27.059 | 4Eh | 78 | 30.588 |  |
| OFh | 15 | 5.882 | 8.824 | 2Fh | 47 | 18.431 | 27.647 | 4Fh | 79 | 30.980 |  |
| 10h | 16 | 5.275 | 9.412 | 30h | 48 | 18.824 | 28.235 | 50h | 80 | 31.373 |  |
| 11h | 17 | 6.667 | 10.000 | 31h | 49 | 19.216 | 28.824 | 51h | 81 | 31.765 |  |
| 12h | 18 | 7.059 | 10.588 | 32h | 50 | 19.608 | 29.412 | 52h | 82 | 32.157 |  |
| 13h | 19 | 7.451 | 11.176 | 33h | 51 | 20.000 | 30.000 | 53h | 83 | 32.549 |  |
| 14h | 20 | 7.843 | 11.765 | 34h | 52 | 20.392 | 30.588 | 54h | 84 | 32.941 |  |
| 15h | 21 | 8.235 | 12.353 | 35h | 53 | 20.784 | 31.176 | 55h | 85 | 33.333 |  |
| 16h | 22 | 8.627 | 12.941 | 36h | 54 | 21.176 | 31.765 | 56h | 86 | 33.725 |  |
| 17h | 23 | 9.020 | 13.529 | 37h | 55 | 21.569 | 32.353 | 57h | 87 | 34.118 |  |
| 18h | 24 | 9.412 | 14.118 | 38h | 56 | 21.961 | 32.941 | 58h | 88 | 34.510 |  |
| 19h | 25 | 9.804 | 14.706 | 39h | 57 | 22.353 | 33.529 | 59h | 89 | 34.902 |  |
| 1Ah | 26 | 10.196 | 15.294 | 3Ah | 58 | 22.745 | 34.118 | 5Ah | 90 | 35.294 |  |
| 1Bh | 27 | 10.588 | 15.882 | 3Bh | 59 | 23.137 | 34.706 | 5Bh | 91 | 35.686 |  |
| 1Ch | 28 | 10.980 | 16.471 | 3Ch | 60 | 23.529 | 35.294 | 5Ch | 92-255 | $36.0{ }^{(1,2)}$ |  |
| 1Dh | 29 | 11.373 | 17.059 | 3Dh | 61 | 23.922 | 35.882 |  |  |  |  |
| 1Eh | 30 | 11.765 | 17.647 | 3Eh | 62 | 24.314 | $36.0{ }^{(1,2)}$ |  |  |  |  |
| 1Fh | 31 | 12.157 | 18.235 | 3Fh | 63 | 24.706 |  |  |  |  |  |

Note 1: Calculated $\mathrm{R}_{\mathrm{BW}}$ voltage is greater than 36 V (highlighted in color), must be limited to 36 V ( $\mathrm{V}+-\mathrm{V}-$ ).
2: This wiper code and greater will limit the $\mathrm{I}_{\mathrm{BW}}$ current to less than the maximum supported terminal current $\left(\mathrm{I}_{\mathrm{T}}\right)$.

TABLE 5-5: $\quad$ MAX $V_{B W}$ AT EACH WIPER CODE ( $\mathrm{R}_{\mathrm{W}}=\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{ZS}}=0 \Omega$ ) FOR $\mathrm{V}+-\mathrm{V}-=36 \mathrm{~V}$, $50 \mathrm{~K} \Omega$ DEVICES

| Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  | Code |  | $\mathrm{V}_{\text {BW(MAX) }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\mathrm{R}_{\mathbf{S} \text { (MAX) }}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\mathrm{R}_{\mathbf{S} \text { (MAX) }}$ | Hex | Dec | $\mathbf{R}_{\mathbf{S} \text { (MIN) }}$ | $\underset{\mathrm{X})}{\mathrm{R}_{\mathbf{S}(\mathrm{MA}}}$ |
| 00h | 0 | 0.000 | 0.000 | 10h | 16 | 16.314 | 24,471 | 20h | 32 | 32.627 |  |
| 01h | 1 | 1.020 | 1.529 | 11h | 17 | 17.333 | 26.000 | 21h | 33 | 33.647 |  |
| 02h | 2 | 2.039 | 3.059 | 12h | 18 | 18.353 | 27.529 | 22h | 34 | 34.667 |  |
| 03h | 3 | 3.059 | 4.588 | 13h | 19 | 19.373 | 29.059 | 23h | 35 | 35.686 |  |
| 04h | 4 | 4.078 | 6.118 | 14h | 20 | 20.392 | 30.588 | 24h-FFh | 36-255 | $36.0{ }^{(1,2)}$ |  |
| 05h | 5 | 5.098 | 7.647 | 15h | 21 | 21.412 | 32.118 |  |  |  |  |
| 06h | 6 | 6.118 | 9.176 | 16h | 22 | 22.431 | 33.647 |  |  |  |  |
| 07h | 7 | 7.137 | 10.706 | 17h | 23 | 23.451 | 35.176 |  |  |  |  |
| 08h | 8 | 8.157 | 12.235 | 18h | 24 | 24.471 | $36.0{ }^{(1,2)}$ |  |  |  |  |
| 09h | 9 | 9.176 | 13.765 | 19h | 25 | 25.490 |  |  |  |  |  |
| OAh | 10 | 10.196 | 15.294 | 1Ah | 26 | 26.510 |  |  |  |  |  |
| OBh | 11 | 11.216 | 16.824 | 1Bh | 27 | 27.529 |  |  |  |  |  |
| OCh | 12 | 12.235 | 18.353 | 1Ch | 28 | 28.549 |  |  |  |  |  |
| 0Dh | 13 | 13.255 | 19.882 | 1Dh | 29 | 29.569 |  |  |  |  |  |
| OEh | 14 | 14.275 | 21.412 | 1Eh | 30 | 30.588 |  |  |  |  |  |
| OFh | 15 | 15.294 | 22.941 | 1Fh | 31 | 31.608 |  |  |  |  |  |

Note 1: Calculated $R_{B W}$ voltage is greater than 36 V (highlighted in color), must be limited to 36 V ( $\mathrm{V}+-\mathrm{V}-$ ).
2: This wiper code and greater will limit the $I_{B W}$ current to less than the maximum supported terminal current $\left(I_{T}\right)$.
TABLE 5-6: MAX $V_{B W}$ AT EACH WIPER CODE ( $R_{W}=R_{F S}=R_{Z S}=0 \Omega$ ) FOR $\mathrm{V}+-\mathrm{V}-=36 \mathrm{~V}$, 100 K $\Omega$ DEVICES


Note 1: Calculated $R_{B W}$ voltage is greater than 36 V (highlighted in color), must be limited to 36 V (V+-V-).
2: This wiper code and greater will limit the $I_{B W}$ current to less than the maximum supported terminal current $\left(I_{T}\right)$.

### 5.4 Variable Resistor (Rheostat)

A variable resistor is created using Terminal W and either Terminal A or Terminal B. Since the wiper code value of 0 connects the wiper to the Terminal $B$, the $R_{B W}$ resistance increases with increasing wiper code value. Conversely, the $R_{\text {AW }}$ resistance will decrease with increasing wiper code value. Figure $5-8$ shows the connections from a potentiometer to create a rheostat configuration.


FIGURE 5-8: Rheostat Configuration.
Equation 5-4 shows the $R_{B W}$ and $R_{A W}$ calculations. The $R_{B W}$ calculation is for the resistance between the wiper and Terminal $B$. The $R_{A W}$ calculation is for the resistance between the wiper and Terminal $A$.

## EQUATION 5-4: $\quad R_{B W}$ AND R ${ }_{\text {AW }}$ CALCULATION

Simplified Model (assumes $\mathrm{R}_{\mathrm{FS}}=\mathrm{R}_{\mathrm{ZS}}=0 \Omega$ )
$R_{B W}=\left(n * R_{S}\right)$
$R_{A W}=\left((F S V-n) * R_{S}\right)$
Where:
$R_{S}=\frac{R_{A B}}{\text { Resolution }}$

$\mathrm{n}=$ wiper code
$\begin{aligned} \text { FSV }= & \text { The full-scale value } \\ & \text { (255 for } 8 \text {-bit or } 127 \text { for } 7 \text {-bit) }\end{aligned}$

## Detailed Model

$R_{B W}=R_{Z S}+\left(n * R_{S}\right)$
$R_{A W}=R_{F S}+\left((F S V-n) * R_{S}\right)$
Where:
$\mathrm{n}=$ wiper code
FSV = The full-scale value
(255 for 8 -bit or 127 for 7 -bit)

### 5.5 Analog Circuitry Power Requirements

This device has two power supplies. One is for the digital interface (VL and DGND) and the other is for the high-voltage analog circuitry ( $\mathrm{V}+$ and $\mathrm{V}-$ ). The maximum delta voltage between $\mathrm{V}+$ and V - is 36 V . The digital power signals must be between $\mathrm{V}+$ and V -.

If the digital ground (DGND) pin is at half the potential of $V+$ (relative to $V$-), then the terminal pins potentials can be $\pm(\mathrm{V}+/ 2)$ relative to DGND.
Figure 5-9 shows the relationship of the four power signals. This shows that the $\mathrm{V}+/ \mathrm{V}$ - signals do not need to be symmetric around the DGND signal.
To ensure that the Wiper register has been properly loaded with the POR/BOR value, the $V_{L}$ voltage must be at the minimum specified operating voltage (referenced to DGND).


FIGURE 5-9:
Analog Circuitry Voltage
Ranges.

### 5.6 Resistor Characteristics

### 5.6.1 V+/V- LOW VOLTAGE OPERATION

The resistor network is specified from 20 V to 36 V . At voltages below 20V, the resistor network will function, but the operational characteristics may be outside the specified limits. Please refer to Section 2.0 "Typical Performance Curves" for additional information.

### 5.6.2 RESISTOR TEMPCO

Biasing the ends (Terminal A and Terminal B) near midsupply ((V+ - |V-|) / 2) will give the worst switch resistance temperature coefficient (tempco).

### 5.7 Shutdown Control

Shutdown is used to minimize the device's current consumption. The MCP45HVX1 has two methods to achieve this:

- Hardware Shutdown Pin (SHDN)
- Terminal Control Register (TCON)

The Hardware Shutdown pin is backwards compatible with the MCP42X1 devices.

### 5.7.1 HARDWARE SHUTDOWN PIN (SHDN)

The $\overline{\mathrm{SHDN}}$ pin is available on the potentiometer devices. When the $\overline{\text { SHDN }}$ pin is forced active ( $\mathrm{V}_{\text {IL }}$ ):

- The POA terminal is disconnected
- The POW terminal is connected to the POB terminal (see Figure 4-5)
- The Serial Interface is NOT disabled, and all Serial Interface activity is executed

The Hardware Shutdown Pin mode does NOT corrupt the values in the volatile wiper registers nor the TCON register. When the Shutdown mode is exited (SHDN pin is inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ ):

- The device returns to the wiper setting specified by the volatile wiper value
- The TCON register bits return to controlling the terminal connection state


FIGURE 5-10: Hardware Shutdown Resistor Network Configuration.

### 5.7.2 TERMINAL CONTROL REGISTER (TCON)

The Terminal Control (TCON) register is a volatile register used to configure the connection of each resistor network terminal pin (A, B and W) to the Resistor Network. This register is shown in Register 4-1.

The ROHW bit forces the selected resistor network into the same state as the $\overline{\text { SHDN }}$ pin. Alternate low-power configurations may be achieved with the ROA, ROW and ROB bits.
When the ROHW bit is " 0 ":

- The POA terminal is disconnected
- The POW terminal is simultaneously connected to the POB terminal (see Figure 5-11)

Note: When the ROHW bit forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the state of the TCONO register's ROA, ROW and ROB bits is overridden (ignored). When the state of the ROHW bit no longer forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the TCON0 register's ROA, ROW and ROB bits return to controlling the terminal connection state. In other words, the ROHW bit does not corrupt the state of the ROA, ROW and ROB bits.

The ROHW bit does NOT corrupt the values in the volatile wiper registers nor the TCON register. When the Shutdown mode is exited (ROHW bit = 1):

- The device returns to the wiper setting specified by the volatile wiper value
- The TCON register bits return to controlling the terminal connection state


FIGURE 5-11: Resistor Network Shutdown
State (ROHW = 0).

### 5.7.3 INTERACTION OF $\overline{\text { SHDN }}$ PIN AND TCON REGISTER

Figure $5-12$ shows how the $\overline{\text { SHDN }}$ pin signal and the ROHW bit signal interact to control the hardware shutdown of the resistor network.


FIGURE 5-12: ROHW bit and SHDN pin Interaction.

### 6.0 SERIAL INTERFACE ( $\left.I^{2} \mathrm{C}\right)$

The MCP45HVX1 devices support the $I^{2} C$ serial protocol. The MCP45HVX1 $I^{2} \mathrm{C}$ module operates in Slave mode (does not generate the serial clock). Figure 6-1 shows a typical $I^{2} \mathrm{C}$ interface connection.
The MCP45HVX1 devices use the two-wire $I^{2} \mathrm{C}$ serial interface. This interface can operate in Standard, Fast or High-Speed mode. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access and generates the Start and Stop conditions. The MCP45HVX1 device works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. Communication is initiated by the master (microcontroller) which sends the Start bit, followed by the slave address byte. The first byte transmitted is always the slave address byte, which contains the device code, the address bits, and the $R / \bar{W}$ bit.
Refer to the NXP ${ }^{2} \mathrm{C}$ document for more details of the $I^{2} \mathrm{C}$ specifications (UM10204, Ver. 05 Oct 2012).

## Typical I ${ }^{2} \mathbf{C}^{\text {TM }}$ Interface Connections

| $\begin{gathered} \text { Host } \\ \text { Controller } \\ \text { SCL } \end{gathered}$ |  | MCP4XXX <br> SCL |
| :---: | :---: | :---: |
| SCL |  | SCL |
| SDA |  | SDA |
| $1 / \mathrm{O}^{(1)}$ |  | $\mathrm{A} 0^{(1)}$ |
| $1 / \mathrm{O}^{(1)}$ |  | $\mathrm{A} 1{ }^{(1)}$ |
|  | $\bigcirc$ |  |

Note 1: This pin could be tied High, Low, or connected to an I/O pin of the Host Controller.

FIGURE 6-1: Typical $I^{2}$ C Interface Block
Diagram.

### 6.1 Signal Descriptions

The $\mathrm{I}^{2} \mathrm{C}$ interface uses up to four pins (signals). These are:

- SDA (Serial Data)
- SCL (Serial Clock)
- A0 (Address 0 bit)
- A1 (Address 1 bit)


### 6.1.1 SERIAL DATA (SDA)

The Serial Data (SDA) signal is the data signal of the device. The value on this pin is latched on the rising edge of the SCL signal when the signal is an input.
With the exception of the Start and Stop conditions, the High or Low state of the SDA pin can only change when the clock signal on the SCL pin is Low. During the High period of the clock, the SDA pin's value (High or Low) must be stable. Changes in the SDA pin's value while the SCL pin is High will be interpreted as a Start or a Stop condition.

### 6.1.2 SERIAL CLOCK (SCL)

The Serial Clock (SCL) signal is the clock signal of the device. The rising edge of the SCL signal latches the value on the SDA pin. The MCP45HVX1 supports three $I^{2} \mathrm{C}$ interface clock modes:

- Standard mode: clock rates up to 100 kHz
- Fast mode: clock rates up to 400 kHz
- High-Speed mode (HS mode): clock rates up to 3.4 MHz

The MCP45HVX1 will not stretch the clock signal (SCL) since memory read access occurs fast enough.
Depending on the clock rate mode, the interface will display different characteristics.

### 6.1.3 THE ADDRESS BITS (A1:A0)

There are up to two hardware pins used to specify the device address. The number of address pins is determined by the part number.
The state of the $A 0$ and $A 1$ pins should be static, that is they should be tied High or tied Low.

## 6.2 $\quad I^{2} C$ Operation

The MCP45HVX1 $\mathrm{I}^{2} \mathrm{C}$ module is compatible with the NXP ${ }^{2}$ C specification. The following lists some of the module's features:

- 7-bit slave addressing
- Supports three clock rate modes:
- Standard mode, clock rates up to 100 kHz
- Fast mode, clock rates up to 400 kHz
- High-Speed mode (HS mode), clock rates up to 3.4 MHz
- Support Multi-Master Applications
- General call addressing

The $I^{2} C 10$-bit addressing mode is not supported.
The NXP I ${ }^{2}$ C specification only defines the field types, field lengths, timings, etc. of a frame. The frame content defines the behavior of the device. The frame content for the MCP45HVX1 is defined in Section 7.0.

### 6.2.1 $\quad I^{2} \mathrm{C}$ BIT STATES AND SEQUENCE

Figure 6-8 shows the $I^{2} C$ transfer sequence. The serial clock is generated by the master. The following definitions are used for the bit states:

- Start bit (S)
- Data bit
- Acknowledge (A) bit (driven Low)/

No Acknowledge ( $\overline{\mathrm{A}}$ ) bit (not driven Low)

- Repeated Start bit (Sr)
- Stop bit (P)


### 6.2.1.1 Start Bit

The Start bit (see Figure 6-2) indicates the beginning of a data transfer sequence. The Start bit is defined as the SDA signal falling when the SCL signal is "High".


FIGURE 6-2:

## Start Bit.

### 6.2.1.2 Data Bit

The SDA signal may change state while the SCL signal is Low. While the SCL signal is High, the SDA signal MUST be stable (see Figure 6-3).


FIGURE 6-3: Data Bit.

### 6.2.1.3 Acknowledge (A) Bit

The A bit (see Figure 6-4) is typically a response from the receiving device to the transmitting device. Depending on the context of the transfer sequence, the A bit may indicate different things. Typically, the slave device will supply an A response after the Start bit and 8 "data" bits have been received. an A bit has the SDA signal Low.


FIGURE 6-4: Acknowledge Waveform.

## Not $A(\bar{A})$ Response

The $\overline{\mathrm{A}}$ bit has the SDA signal High. Table 6-1 shows some of the conditions where the slave device will issue a $\operatorname{Not} A(\bar{A})$.
If an error condition occurs (such as an $\bar{A}$ instead of $A$ ), then a Start bit must be issued to reset the command state machine.

## TABLE 6-1: MCP45HVX1 AIA RESPONSES

| Event | Acknowledge <br> Bit <br> Response | Comment |
| :--- | :---: | :--- |
| General Call | A | Only if GCEN bit is <br> set |
| Slave Address <br> valid | A |  |
| Slave Address <br> not valid | $\overline{\mathrm{A}}$ |  |
| Device Mem- <br> ory Address <br> and specified <br> command <br> (AD3:AD0 and <br> C1:C0) are an <br> invalid combi- <br> nation | $\overline{\mathrm{A}}$ | After device has <br> received address <br> and command |
| Bus Collision | N.A. | $I^{2} C^{\text {TM }}$ module <br> resets, or a "don't <br> care" if the colli- <br> sion occurs on the <br> master's "Start bit" |

### 6.2.1.4 Repeated Start Bit

The Repeated Start bit (see Figure 6-5) indicates the current master device will attempt to continue communicating with the current slave device without releasing the $\mathrm{I}^{2} \mathrm{C}$ bus. The Repeated Start condition is the same as the Start condition, except that the Repeated Start bit follows a Start bit (with the Data bits + A bit) and not a Stop bit.
The Start bit is the beginning of a data transfer sequence and is defined as the SDA signal falling when the SCL signal is "High".

Note 1: A bus collision during the Repeated Start condition occurs if:

- SDA is sampled Low when SCL goes from low-to-high.
- SCL goes Low before SDA is asserted Low. This may indicate that another master is attempting to transmit a data ' 1 '.



### 6.2.1.5 Stop Bit

The Stop bit (see Figure 6-6) indicates the end of the $I^{2} \mathrm{C}$ Data Transfer Sequence. The Stop bit is defined as the SDA signal rising when the SCL signal is "High".
A Stop bit resets the $\mathrm{I}^{2} \mathrm{C}$ interface of all MCP45HVX1 devices.


FIGURE 6-6: Stop Condition Receive or Transmit Mode.

### 6.2.2 CLOCK STRETCHING

"Clock Stretching" is something that the receiving device can do, to allow additional time to "respond" to the "data" that has been received.

The MCP45HVX1 will not stretch the clock signal (SCL) since memory read access occurs fast enough.

### 6.2.3 ABORTING A TRANSMISSION

If any part of the $I^{2} \mathrm{C}$ transmission does not meet the command format, it is aborted. This can be intentionally accomplished with a Start or Stop condition. This is done so that noisy transmissions (usually an extra Start or Stop condition) are aborted before they corrupt the device.

FIGURE 6-5: Repeat Start Condition

## Waveform.



FIGURE 6-7: Typical 8-Bit ${ }^{2}$ C Waveform Format.


FIGURE 6-8: $\quad I^{2} C$ Data States and Bit Sequence.

### 6.2.4 ADDRESSING

The address byte is the first byte received following the Start condition from the master device. The address contains four (or more) fixed bits and (up to) three userdefined hardware address bits (pins A1 and A0). These 7-bits address the desired $I^{2} \mathrm{C}$ device. The A6:A2 address bits are fixed to ' 01111 ' and the device appends the value of following two address pins (A1 and A0).
Since there are address bits controlled by hardware pins, there may be up to four MCP45HVX1 devices on the same $I^{2} \mathrm{C}$ bus.
Figure 6-9 shows the slave address byte format, which contains the seven address bits. There is also a read/ write (R/W) bit. Table 6-2 shows the fixed address for device.

## Hardware Address Pins

The hardware address bits (A1, and A0) correspond to the logic level on the associated address pins. This allows up to four devices on the bus.
 $1^{2} C$ Control Byte.

TABLE 6-2: DEVICE SLAVE ADDRESSES

| Device | Address | Comment |
| :--- | :--- | :--- |
| MCP45HVX1 | '0111 1’b + A1:A0 | Supports up to <br> 4 devices. <br> (Note 1) |

Note 1: The fixed portion of the $I^{2} \mathrm{C}$ address is different than the MCP44XX/MCP45XX/ MCP46XX family ('0101 11', ‘0101 1', or ' 0101 '). This allows the maximum number of both standard and high-voltage devices on the single $\mathrm{I}^{2} \mathrm{C}$ bus.

### 6.2.5 SLOPE CONTROL

The MCP45HVX1 implements slope control on the SDA output.
As the device transitions from HS mode to FS mode, the slope control parameter will change from the HS specification to the FS specification.

For Fast (FS) and High-Speed (HS) modes, the device has a spike suppression and a Schmitt trigger at SDA and SCL inputs.

### 6.2.6 HS MODE

The $I^{2} \mathrm{C}$ specification requires that a High-Speed mode device must be 'activated' to operate in High-Speed (3.4 Mbit/s) mode. This is done by the master sending a special address byte following the Start bit. This byte is referred to as the High-Speed Master Mode Code (HSMMC).
The MCP45HVX1 device does not acknowledge this byte. However, upon receiving this command, the device switches to HS mode. The device can now communicate at up to $3.4 \mathrm{Mbit} / \mathrm{s}$ on SDA and SCL lines. The device will switch out of the HS mode on the next Stop condition.
The master code is sent as follows:

1. Start condition (S)
2. High-Speed Master Mode Code (0000 1XXX), The XXX bits are unique to the High-Speed (HS) mode master.
3. No Acknowledge $(\overline{\mathrm{A}})$

After switching to the High-Speed mode, the next transferred byte is the $\mathrm{I}^{2} \mathrm{C}$ control byte, which specifies the device to communicate with, and any number of data bytes plus acknowledgments. The master device can then issue either a Repeated Start bit to address a different device (at high speed) or a Stop bit to return to Fast/Standard bus speed. After the Stop bit, any other master device (in a multi-master system) can arbitrate for the $I^{2} \mathrm{C}$ bus.

See Figure 6-10 for illustration of HS mode command sequence.
For more information on the HS mode, or other $\mathrm{I}^{2} \mathrm{C}$ modes, please refer to the Phillips $I^{2} \mathrm{C}$ specification.

### 6.2.6.1 Slope Control

The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed Clock modes of the interface.

### 6.2.6.2 Pulse Gobbler

The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes < 10 ns during HS mode.


FIGURE 6-10: HS Mode Sequence.

### 6.2.7 GENERAL CALL

The General Call is a method that the "master" device can communicate with all other "slave" devices. In a multi-master application, the other master devices are operating in Slave mode. The General Call address has two documented formats. These are shown in Figure 6-11. We have added an MCP45HVX1 format in this figure as well.
This will allow customers to have multiple $\mathrm{I}^{2} \mathrm{C}$ digital potentiometers on the bus and have them operate in a synchronous fashion (analogous to the DAC Sync pin functionality). If these MCP45HVX1 7-bit commands conflict with other $\mathrm{I}^{2} \mathrm{C}$ devices on the bus, then the customer will need two $I^{2} \mathrm{C}$ buses and ensure that the devices are on the correct bus for their desired application functionality.
Dual Pot devices can not update both Pot0 and Pot1 from a single command. To address this, there are General Call commands for the Wiper 0, Wiper 1, and the TCON registers.
Table 6-3 shows the General Call commands. Three commands are specified by the $1^{2} \mathrm{C}$ specification and are not applicable to the MCP45HVX1 (so command is Not Acknowledged) The MCP45HVX1 General Call commands are Acknowledged. Any other command is Not Acknowledged.

Note: Only one General Call command per issue of the General Call control byte. Any additional General Call commands are ignored and Not Acknowledged.

TABLE 6-3: GENERAL CALL COMMANDS

| 7-bit Command (1, 2, 3) | Comment |
| :---: | :---: |
| $\begin{gathered} \text { '1000 } \\ 000 \text { 'b } \\ \text { or } \\ \text { '1000 } \\ 001 \text { 'b } \end{gathered}$ | Write next byte (third byte) to volatile Wiper 0 register |
| $\begin{gathered} \text { ‘1100 } \\ 000 \text { 'b } \\ \text { or } \\ \text { '1100 } \\ 001 \text { 'b } \end{gathered}$ | Write Next Byte (Third Byte) to TCON Register |
| $\begin{gathered} \text { '1000 } \\ 010^{\prime} \mathrm{b} \\ \text { or } \\ \text { '1000 } \\ 011 \text { 'b } \end{gathered}$ | Increment Wiper 0 Register |
| $\begin{gathered} \text { '1000 } \\ 100 \text { 'b } \\ \text { or } \\ \text { '1000 } \\ 101 \text { 'b } \end{gathered}$ | Decrement Wiper 0 Register |

Note 1: Any other code is Not Acknowledged. These codes may be used by other devices on the $I^{2} \mathrm{C}$ bus.
2: The 7 -bit command always appends a " 0 " to form 8-bits.


Reserved 7-bit Commands (By I² ${ }^{2}{ }^{\text {TM }}$ Specification - NXP UM10204, Ver. 05 October 2012)
‘0000 011'b - Reset and write programmable part of slave address by hardware.
' 0000 010'b - Write programmable part of slave address by hardware.
‘0000 000'b - NOT Allowed
MCP45HVX1 7-bit Commands
'1000 01x'b - Increment Wiper 0 Register.
'1000 10x'b - Decrement Wiper 0 Register.

The Following is a Microchip Extension to this General Call Format


MCP45HVX1 7-bit Commands
'1000 00x'b - Write Next Byte (Third Byte) to Volatile Wiper 0 Register.
'110000x'b - Write Next Byte (Third Byte) to TCON Register.

The Following is a "Hardware General Call" Format


FIGURE 6-11: General Call Formats.

NOTES:

### 7.0 DEVICE COMMANDS

The MCP45HVX1's $I^{2} \mathrm{C}$ command formats are specified in this section. The $I^{2} C$ protocol does not specify how commands are formatted.
The MCP45HVX1 supports four basic commands. The location accessed determines the commands that are supported.
For the volatile wiper registers, these commands are:

- Write Data
- Read Data
- Increment Data
- Decrement Data

These commands have formats for both a single command or continuous commands. These commands are shown in Table 7-1.

## TABLE 7-1: $\quad I^{2} \mathrm{C}$ COMMANDS

| Command |  | $\begin{gathered} \text { \# of Bit } \\ \text { Clocks }(1,2) \end{gathered}$ | Operates on Volatilel Nonvolatile memory |
| :---: | :---: | :---: | :---: |
| Operation | Mode |  |  |
| Write Data | Single | 29 | Both |
|  | Continuous | $18 \mathrm{n}+11$ | Volatile Only |
| Read Data | Single | 29 | Both |
|  | Random | 48 | Both |
|  | Continuous | $18 \mathrm{n}+11$ | Both |
| Increment | Single | 20 | Volatile Only |
|  | Continuous | $9 \mathrm{n}+11$ | Volatile Only |
| Decrement | Single | 20 | Volatile Only |
|  | Continuous | $9 \mathrm{n}+11$ | Volatile Only |

Note 1: " n " indicates the number of times the command operation is to be repeated.
2: These clock counts are for "standard" and "fast" $\mathrm{I}^{2} \mathrm{C}$ communication.
Table 7-2 shows the supported commands for each memory location.
Table 7-3 shows an overview of all the device commands and their interaction with other device features.

### 7.1 Command Byte

The MCP45HVX1 command byte has three fields: the address, the command operation, and two data bits (see Figure 7-1). Currently only one of the data bits is defined (D8).
The device memory is accessed when the master sends a proper command byte to select the desired operation. The memory location getting accessed is contained in the command byte's AD3:AD0 bits. The action desired is contained in the command byte's C1:C0 bits, see Figure 7-1. C1:C0 determines if the desired memory location will be read, written, incremented (wiper setting +1 ) or decremented (wiper setting -1 ). The Increment and Decrement commands are only valid on the volatile Wiper register.
If the address bits and command bits are not a valid combination, then the MCP45HVX1 will generate a Not Acknowledge pulse to indicate the invalid combination. The $\mathrm{I}^{2} \mathrm{C}$ master device must then force a Start condition to reset the MCP45HVX1 $I^{2} \mathrm{C}$ module.
D9 and D8 are unused data bits. These bits maintain code compatibility with the MCP44XX, MCP45XX, and MCP46XX devices.


FIGURE 7-1: Command Byte Format.

## TABLE 7-2: MEMORY MAP AND THE SUPPORTED COMMANDS

| Address |  | Command | $\begin{gathered} \text { Data } \\ \text { (10-bits) }^{(1)} \end{gathered}$ | Comment |
| :---: | :---: | :---: | :---: | :---: |
| Value | Function |  |  |  |
| 00h | Volatile Wiper 0 | Write Data | nn nnnn nnnn |  |
|  |  | Read Data ${ }^{(3)}$ | nn nnnn nnnn |  |
|  |  | Increment Wiper | - |  |
|  |  | Decrement Wiper | - |  |
| 01h-03h | Reserved | - | - |  |
| $04 h^{(2)}$ | Volatile TCON 0 Register | Write Data | nn nnnn nnnn |  |
|  |  | Read Data ${ }^{(3)}$ | nn nnnn nnnn |  |
| 05h-FFh | Reserved | - | - |  |

Note 1: The data memory is 8-bits wide, so the two MSbs are ignored by the device. This is for compatibility with the MCP44XX, MCP45XX, and MCP46XX command formats.
2: Increment or Decrement commands are invalid for these addresses.
3: $\quad I^{2} \mathrm{C}$ read operation will read two bytes, of which the 8 bits of data are contained within the Least Significant Byte (LSB). This is for compatibility with the MCP44XX, MCP45XX, and MCP46XX command formats.

### 7.2 Data Byte

Only the Read command and the Write command have data byte(s). Even though only one byte of data is required for the commands, the supported commands will be formatted for compatibility with the MCP44XX, MCP45XX, and MCP46XX command formats with support of 10 bits of data.

### 7.3 Error Condition

If the four address bits received (AD3:AD0) and the two command bits received (C1:C0) are a valid combination, the MCP45HVX1 will Acknowledge the $I^{2} \mathrm{C}$ bus.
If the address bits and command bits are an invalid combination, then the MCP45HVX1 will Not Acknowledge the $\mathrm{I}^{2} \mathrm{C}$ bus.
Once an error condition has occurred, any following commands are ignored until the $\mathrm{I}^{2} \mathrm{C}$ bus is reset with a Start condition.

### 7.3.1 ABORTING A TRANSMISSION

A Restart or Stop condition in the expected data bit position will abort the current command sequence and data will not be written to the MCP45HVX1.

TABLE 7-3: COMMANDS

|  | $\#$ of Bit Clocks |  |
| :--- | :---: | :---: |
| Command Name | Single | Continuous <br> $(\mathbf{1})$ |
| Write Data | 29 | $18 \mathrm{n}+11$ |
| Read Data | $29{ }^{(2)}$ | $18 \mathrm{n}+11$ |
| Increment Wiper | 20 | $9 \mathrm{n}+11$ |
| Decrement Wiper | 20 | $9 \mathrm{n}+11$ |

Note 1: " $n$ " indicates the number of times the command operation is to be repeated.
2: For a random read (read from any memory location), 40 bit clocks are required.

### 7.4 Write Data

The Write command format, see Figure 7-2, includes the $I^{2} \mathrm{C}$ control byte, an A bit, the MCP45HVX1 command byte, an A bit, the MCP45HVX1 data byte, an A bit, and a Stop (or Restart) condition. The MCP45HVX1 generates the $A / \bar{A}$ bits.
A Write command to a volatile memory location changes that location after a properly formatted Write command and the $A / \bar{A}$ clock have been received.

### 7.4.1 SINGLE WRITE TO VOLATILE MEMORY

Data is written to the MCP45HVX1 after every byte transfer (during the Acknowledge). If a Stop or Restart condition is generated during a data transfer (before the A), the data will not be written to the MCP45HVX1. After the A bit, the master can initiate the next sequence with a Stop or Restart condition.
Refer to Figure 7-2 for the byte write sequence.

### 7.4.2 CONTINUOUS WRITES TO VOLATILE MEMORY

A Continuous Write mode of operation is possible when writing to the volatile memory registers (address 00h and 04h). This Continuous Write mode allows writes without a Stop or Restart condition or repeated transmissions of the $I^{2} C$ Control Byte. Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address. The sequence ends with the master sending a Stop or Restart condition.


FIGURE 7-2: $\quad I^{2} C$ Write Sequence.


FIGURE 7-3: $\quad I^{2} C$ Continuous Volatile Wiper Write.

### 7.5 Read Data

The Read command format, see Figure 7-4, includes the Start condition, $I^{2} \mathrm{C}$ control byte (with R/W bit set to " 0 "), A bit, MCP45HVX1 command byte, A bit, followed by a Repeated Start bit, I ${ }^{2} \mathrm{C}$ control byte (with R/W bit set to "1"), and the MCP45HVX1 transmitting the requested data high byte, and A bit, the data low byte, the master generating the $\overline{\mathrm{A}}$, and Stop condition.
The $I^{2} C$ control byte requires the $R / W$ bit equal to a logic one $(R / W=1)$ to generate a read sequence. The memory location read will be the last address contained in a valid write MCP45HVX1 command byte or address 00h if no write operations have occurred since the device was reset (Power-On Reset or BrownOut Reset).

Note: $\quad$ The MSB (Most Significant Byte) of the 16 read bits is all 0 's to maintain read command format compatibility with the MCP44XX/MCP45XX/MCP46XX families of devices.

### 7.5.1 SINGLE READ

Figure 7-4 shows the waveforms for a single read.
For single reads the master sends a Stop or Restart condition after the data byte is sent from the slave.

### 7.5.1.1 Random Read

Figure 7-5 shows the sequence for a Random Read.

### 7.5.2 CONTINUOUS READS

Continuous reads allows the devices' memory to be read quickly. Continuous reads are possible to all memory locations.
Figure 7-6 shows the sequence for three continuous reads.
For continuous reads, instead of transmitting a Stop or Restart condition after the data transfer, the master reads the next data byte. The sequence ends with the master Not Acknowledging and then sending a Stop or Restart.

### 7.5.3 IGNORING AN I ${ }^{2} \mathrm{C}$ TRANSMISSION AND "FALLING OFF" THE BUS

The MCP45HVX1 expects to receive complete, valid $I^{2} \mathrm{C}$ commands, and will assume any command not defined as valid is due to a bus corruption, and will enter a passive High condition on the SDA signal. All signals will be ignored until the next valid Start condition and control byte are received.


FIGURE 7-4: $\quad I^{2} C$ Read (Last Memory Address Accessed).


Note 1: Master device is responsible for $A / \bar{A}$ signal. If a $\bar{A}$ signal occurs, the MCP45HVX1 will abort this transfer and release the bus.
2: The master device will Not Acknowledge, and the MCP45HVX1 will release the bus so the master device can generate a Stop or Repeated Start condition.
3: The MCP45HVX1 retains the last "Device Memory Address" that it has received. This is, the MCP45HVX1 does not "corrupt" the "Device Memory Address" after Repeated Start or Stop conditions.

FIGURE 7-5: $\quad I^{2} C$ Random Read.


FIGURE 7-6:
$1^{2} C$ Continuous Reads.

### 7.6 Increment Wiper

The Increment command provides a quick and easy method to modify the potentiometer's wiper by +1 with minimal overhead. The Increment command will only function on the volatile wiper setting memory locations 00 h and 01 h . The Increment command to nonvolatile addresses will be ignored and will generate an $\overline{\mathrm{A}}$.

Note: Table 7-4 shows the valid addresses for the Increment Wiper command. Other addresses are invalid.

When executing an Increment command, the volatile wiper setting will be altered from $n$ to $n+1$ for each Increment command received. The value will increment up to 100 h max on 8 -bit devices and 80 h on 7 -bit devices. If multiple Increment commands are received after the value has reached 100 h (or 80 h ), the value will not be incremented further. Table 7-4 shows the Increment command versus the current volatile wiper value.
The Increment command will most commonly be performed on the volatile wiper locations until a desired condition is met. The MCP45HVX1 is responsible for generating the A bits.

Refer to Figure 7-7 for the Increment command sequence. The sequence is terminated by the Stop condition. So when executing a continuous command string, the Increment command can be followed by any other valid command. This means that writes do not need to be to the same volatile memory address.

Note: The command sequence can go from an increment to any other valid command for the specified address. Issuing an increment or decrement to a reserved location will cause an error condition ( $\overline{\mathrm{A}}$ will be generated).

The advantage of using an Increment command instead of a read-modify-write series of commands is speed and simplicity. The wiper will transition after each command acknowledge when accessing the volatile wiper registers.

TABLE 7-4: INCREMENT OPERATION VS. VOLATILE WIPER VALUE

| Current Wiper Setting |  | Wiper (W) <br> Properties | Increment Command Operates? |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 7-bit } \\ & \text { Pot } \end{aligned}$ | 8-bit <br> Pot |  |  |
| 7Fh | FFh | Full Scale (W = A) | No |
| $\begin{aligned} & \hline \text { 07Eh } \\ & \text { 40h } \end{aligned}$ | $\begin{gathered} \text { FEh } \\ 80 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 3Fh | 7Fh | W = N (Mid Scale) | Yes |
| $\begin{aligned} & \text { 3Eh } \\ & 01 \mathrm{~h} \end{aligned}$ | $\begin{gathered} \hline 7 E h \\ 01 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 00h | 00h | Zero Scale (W = B) | Yes |



Note 1: Increment command (INCR) only functions when accessing the volatile wiper registers (AD3:AD0 $=00 \mathrm{~h}$ and 01 h ).
2: This command sequence does not need to terminate (using the Stop bit) and can change to any other desired command sequence (Increment, Read, or Write).

FIGURE 7-7: $\quad I^{2} C$ Increment Command Sequence.

### 7.7 Decrement Wiper

The Decrement command provides a quick and easy method to modify the potentiometer's wiper by -1 with minimal overhead. The Decrement command will only function on the volatile wiper setting memory locations 00 h and 01 h .

Note: Table 7-5 shows the valid addresses for the Decrement Wiper command. Other addresses are invalid.
When executing a Decrement command, the volatile wiper setting will be altered from $n$ to $n-1$ for each Decrement command received. The value will decrement down to 000h min. If multiple Decrement commands are received after the value has reached 000 h , the value will not be decremented further. Table 7-5 shows the Decrement command versus the current volatile wiper value.
The Decrement command will most commonly be performed on the volatile wiper locations until a desired condition is met.
Refer to Figure 7-8 for the Decrement command sequence. The sequence is terminated by the Stop condition. So when executing a continuous command string, the Decrement command can be followed by any other valid command. This means that writes do not need to be to the same volatile memory address.

Note: The command sequence can go from a decrement to any other valid command for the specified address.

The advantage of using a Decrement command instead of a read-modify-write series of commands is speed and simplicity. The wiper will transition after each command acknowledge when accessing the volatile wiper registers.

TABLE 7-5: DECREMENT OPERATION VS. VOLATILE WIPER VALUE

| Current Wiper Setting |  | Wiper (W) <br> Properties | Decrement Command Operates? |
| :---: | :---: | :---: | :---: |
| 7-bit Pot | 8-bit <br> Pot |  |  |
| 7Fh | FFh | Full Scale (W = A) | Yes |
| $\begin{aligned} & \text { 7Eh } \\ & \text { 40h } \end{aligned}$ | $\begin{gathered} \text { FEh } \\ 80 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 3Fh | 7Fh | $\mathrm{W}=\mathrm{N}$ (Mid Scale) | Yes |
| $\begin{aligned} & \text { 3Eh } \\ & \text { 01h } \end{aligned}$ | $\begin{gathered} \hline \text { 7Eh } \\ 01 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 00h | 00h | Zero Scale (W = B) | No |



Note 1: Decrement command (DECR) only functions when accessing the volatile wiper registers (AD3:AD0 = 00h and 01h).
2: This command sequence does not need to terminate (using the Stop bit) and can change to any other desired command sequence (DECR, Read, or Write).

FIGURE 7-8: $\quad I^{2} C$ Decrement Command Sequence.

NOTES:

### 8.0 APPLICATIONS EXAMPLES

Digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming.

### 8.1 Using Shutdown Modes

Figure 8-1 shows a possible application circuit where the independent terminals could be used. Disconnecting the wiper allows the transistor input to be taken to the bias voltage level (disconnecting A and or B may be desired to reduce system current). Disconnecting Terminal A modifies the transistor input by the $R_{B W}$ rheostat value to the Common $B$. Disconnecting Terminal $B$ modifies the transistor input by the $R_{\text {AW }}$ rheostat value to the Common $A$. The Common A and Common B connections could be connected to V+ and V-.


FIGURE 8-1: Example Application Circuit using Terminal Disconnects.

### 8.2 Software Reset Sequence

Note: $\quad$ This technique is documented in AN1028.
At times, it may become necessary to perform a Software Reset Sequence to ensure the MCP45HVX1 device is in a correct and known $\mathrm{I}^{2} \mathrm{C}$ Interface state. This technique only resets the $\mathrm{I}^{2} \mathrm{C}$ state machine.
This is useful if the MCP45HVX1 device powers-up in an incorrect state (due to excessive bus noise, etc), or if the master device is reset during communication. Figure 8-2 shows the communication sequence to software reset the device.


FIGURE 8-2:
Software Reset Sequence
Format.
The first Start bit will cause the device to reset from a state in which it is expecting to receive data from the master device. In this mode, the device is monitoring the data bus in Receive mode and can detect the Start bit forces an internal Reset.
The nine bits of ' 1 ' are used to force a Reset of those devices that could not be reset by the previous Start bit. This occurs only if the MCP45HVX1 is driving an A bit on the $I^{2} \mathrm{C}$ bus, or is in Output mode (from a Read command) and is driving a data bit of ' 0 ' onto the $\mathrm{I}^{2} \mathrm{C}$ bus. In both of these cases, the previous Start bit could not be generated due to the MCP45HVX1 holding the bus Low. By sending out nine ' 1 ' bits, it is ensured that the device will see an $\overline{\mathrm{A}}$ bit (the master device does not drive the $\mathrm{I}^{2} \mathrm{C}$ bus Low to acknowledge the data sent by the MCP45HVX1), which also forces the MCP45HVX1 to reset.
The second Start bit is sent to address the rare possibility of an erroneous write. This could occur if the master device was reset while sending a Write command to the MCP45HVX1, and then as the master device returns to normal operation and issues a Start condition while the MCP45HVX1 is issuing an Acknowledge. In this case, if the 2nd Start bit is not sent (and the Stop bit was sent) the MCP45HVX1 could initiate a write cycle.

Note: The potential for this erroneous write only occurs if the master device is reset while sending a Write command to the MCP45HVX1.
The Stop bit terminates the current ${ }^{2} \mathrm{C}$ bus activity. The MCP45HVX1 waits to detect the next Start condition.
This sequence does not effect any other $I^{2} \mathrm{C}$ devices which may be on the bus, as they should disregard this as an invalid command.

### 8.3 High-Voltage DAC

A high-voltage DAC can be implemented using the MCP45HVX1, with voltages as high as 36 V . The circuit is shown in Figure 8-3. The equation to calculate the voltage output is shown in Equation 8-1.


EQUATION 8-1: DAC OUTPUT VOLTAGE CALCULATION

```
8-bit
\(\mathrm{V}_{\text {OUT }}(\mathrm{N})=\frac{\mathrm{N}}{255} \times\left(\mathrm{V}_{\mathrm{D}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)\right)\)
    \(\mathrm{N}=0\) to 255 (decimal)
7-bit
\(\mathrm{V}_{\text {OUT }}(\mathrm{N})=\frac{\mathrm{N}}{127} \times\left(\mathrm{V}_{\mathrm{D}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)\right)\)
    \(\mathrm{N}=0\) to 127 (decimal)
```


### 8.4 Variable Gain Instrumentation Amplifier

A variable gain instrumentation amplifier can be implemented using the MCP45HVX1 along with a highvoltage dual analog switch and a high-voltage instrumentation amplifier.
Figure 8-3. The equation to calculate the voltage output is shown in Equation 8-2.


FIGURE 8-4: Variable Gain
Instrumentation Amplifier for Data Acquisition System.

EQUATION 8-2: DAC OUTPUT VOLTAGE CALCULATION

$$
\begin{aligned}
& \text { 8-bit } \\
& \text { Gain }(N)=1+\frac{49.4 \mathrm{k} \Omega}{(\mathrm{~N} / 255) \times R_{\mathrm{AB}}} \\
& \quad N=0 \text { to } 255 \text { (decimal) }
\end{aligned}
$$

## 7-bit

$\operatorname{Gain}(N)=1+\frac{49.4 \mathrm{k} \Omega}{(\mathrm{N} / 127) \times R_{\mathrm{AB}}}$
$\mathrm{N}=0$ to 127 (decimal)

### 8.5 Audio Volume Control

A digital volume control can be implemented with the MCP45HVX1. Figure $8-5$ shows a simple audio volume control implementation.
Figure 8-6 shows a circuit-referenced voltage detect circuit. The output of this circuit could be used to control the Wiper Latch of the MCP45HVX1 device in the Audio Volume control circuit to reduce zipper noise or to update the different channels at the same time.
The op amp (U1) could be an MCP6001, while the general purpose comparators (U2 and U3) could be an MCP6541. U4 is a simple AND gate.
U1 establishes the signal zero reference. The upper limit of the comparator is set above its offset. The WLAT pin is forced High whenever the voltage falls between 2.502 V and 2.497 V (a 0.005 V window).

The capacitor C 1 AC couples the $\mathrm{V}_{\mathrm{IN}}$ signal into the circuit, before feeding into the windowed comparator (and MCP45HVX1 Terminal A pin).


FIGURE 8-5: Audio Volume Control.


FIGURE 8-6:
Referenced Voltage
Crossing Detect.

### 8.6 Programmable Power Supply

The ADP1611 is a step-up DC-to-DC switching converter. Using the MCP45HVX1 device allows the power supply to be programmable up to 20V. Figure 8-7 shows a programmable power supply implementation.

Equation 8-3 shows the equation to calculate the output voltage of the programmable power supply. This output is derived from the $R_{B W}$ resistance of the MCP45HVX1 device and the $R_{2}$ resistor. The ADP1611 will adjust its output voltage to maintain 1.23 V on the FB pin.
When power is connected, L1 acts as a short, and $\mathrm{V}_{\text {OUT }}$ is a diode drop below the +5 V voltage. The $\mathrm{V}_{\text {OUT }}$ voltage will ramp to the programmed value.


FIGURE 8-7: Programmable Power Supply.

EQUATION 8-3: POWER SUPPLY OUTPUT VOLTAGE CALCULATION

> 8-bit
> $\mathrm{V}_{\text {OUT }}(\mathrm{N})=1.23 \mathrm{~V} \times\left(1+\left(\frac{\frac{\mathrm{N}^{*} \mathrm{R}_{\mathrm{AB}}}{255}}{\mathrm{R}_{2}}\right)\right)$
$\mathrm{N}=0$ to 255 (decimal)

$\mathrm{N}=0$ to 127 (decimal)

### 8.7 Programmable Bidirectional Current Source

A programmable bidirectional current source can be implemented with the MCP45HVX1. Figure 8-8 shows an implementation where U1 and U2 work together to deliver the desired current (dependent on selected device) in both directions. The circuit is symmetrical $\left(R_{1 A}=R_{1 B}, R_{2 A}=R_{2 B}, R_{3 A}=R_{3 B}\right)$ in order to improve stability. If the resistors are matched, the load current ( $I_{L}$ ) calculation is shown below:

## EQUATION 8-4: LOAD CURRENT ( $\mathrm{I}_{\mathrm{L}}$ )

$$
I_{L}=\frac{\left(R_{2 A}+R_{3 A}\right)}{R_{1 A} * R_{3 A}} \times V_{W}
$$



FIGURE 8-8:
Programmable Bidirectional
Current Source.

### 8.8 LCD Contrast Control

The MCP45HVX1 can be used for LCD contrast control. Figure 8-9 shows a simple programmable LCD contrast control implementation.
Some LCD panels support a fixed power supply of up to 28 V . The high-voltage digital potentiometer's wiper can support contrast adjustments through the entire voltage range.


FIGURE 8-9:
Programmable Contrast Control.

### 8.9 Implementing Log Steps with a Linear Digital Potentiometer

In audio volume control applications, the use of logarithmic steps is desirable since the human ear hears in a logarithmic manner. The use of a linear potentiometer can approximate a log potentiometer, but with fewer steps. An 8-bit potentiometer can achieve fourteen 3 dB log steps plus a $100 \%$ ( 0 dB ) and a mute setting.
Figure $8-10$ shows a block diagram of one of the MCP45HVx1 resistor networks being used to attenuate an input signal. In this case, the attenuation will be ground referenced. Terminal B can be connected to a Common mode voltage, but the voltages on the $A, B$ and wiper terminals must not exceed the MCP45HVx1's V+/V- voltage limits.


FIGURE 8-10: Signal Attenuation Block Diagram - Ground Referenced.

Equation 8-5 shows the equation to calculate voltage dB gain ratios for the digital potentiometer, while Equation 8-6 shows the equation to calculate resistance dB gain ratios. These two equations assume that the B terminal is connected to ground.
If Terminal $B$ is not directly resistively connected to ground, then this Terminal $B$ to ground resistance ( $\mathrm{R}_{\text {B2GND }}$ ) must be included into the calculation. Equation 8-7 shows this equation.

## EQUATION 8-5: dB CALCULATIONS (VOLTAGE)

| $\mathbf{L}=\mathbf{2 0} * \boldsymbol{l o g}_{\mathbf{1 0}}\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\mathrm{IN}}\right)$ |  |
| :---: | :---: |
| dB | $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ Ratio |
| -3 | 0.70795 |
| -2 | 0.79433 |
| -1 | 0.89125 |
|  |  |

EQUATION 8-6: dB CALCULATIONS (RESISTANCE) - CASE 1

Terminal B connected to Ground (see Figure 8-10)

$$
\mathrm{L}=20 * \log _{10}\left(\mathrm{R}_{\mathrm{BW}} / \mathrm{R}_{\mathrm{AB}}\right)
$$

## EQUATION 8-7: dB CALCULATIONS (RESISTANCE) - CASE 2

Terminal B through $\mathrm{R}_{\mathrm{B} 2 \mathrm{GND}}$ to Ground
$\mathrm{L}=20 * \log _{10}\left(\left(\mathrm{R}_{\mathrm{BW}}+\mathrm{R}_{\mathrm{B} 2 \mathrm{GND}}\right) /\left(\mathrm{R}_{\mathrm{AB}}+\mathrm{R}_{\mathrm{B} 2 \mathrm{GND}}\right)\right)$

Table 8-1 shows the codes that can be used for 8 -bit digital potentiometers to implement the log attenuation. The table shows the wiper codes for $-3 \mathrm{~dB},-2 \mathrm{~dB}$, and -1 dB attenuation steps. This table also shows the calculated attenuation based on the wiper code's linear step. Calculated attenuation values less than the desired attenuation are shown with red text. At lower wiper code values, the attenuation may skip a step. If this occurs, the next attenuation value is colored magenta to highlight that a skip occurred. For example, in the -3 dB column the -48 dB value is highlighted since the -45 dB step could not be implemented (there are no wiper codes between 2 and 1).

TABLE 8-1: LINEAR TO LOG ATTENUATION FOR 8-BIT DIGITAL POTENTIOMETERS

| \# of Steps | -3 dB Steps |  |  | -2 dB Steps |  |  | -1 dB Steps |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Desired Attenuation | Wiper Code | Calculated Attenuation (1) | Desired Attenuation | Wiper Code | Calculated Attenuation (1) | Desired Attenuation | Wiper Code | Calculated Attenuation (1) |
| 0 | 0 dB | 255 | 0 dB | 0 dB | 255 | 0 dB | 0 dB | 255 | 0 dB |
| 1 | -3 dB | 180 | -3.025 dB | -2 dB | 203 | $-1.981 \mathrm{~dB}$ | -1 dB | 227 | $-1.010 \mathrm{~dB}$ |
| 2 | -6 dB | 128 | $-5.987 \mathrm{~dB}$ | -4 dB | 161 | -3.994 dB | -2 dB | 203 | $-1.981 \mathrm{~dB}$ |
| 3 | -9dB | 90 | -9.046 dB | -6 dB | 128 | $-5.987 \mathrm{~dB}$ | -3 dB | 180 | -3.025 dB |
| 4 | -12 dB | 64 | $-12.007 \mathrm{~dB}$ | -8 dB | 101 | -8.044 dB | -4 dB | 161 | -3.994 dB |
| 5 | -15 dB | 45 | $-15.067 \mathrm{~dB}$ | -10 dB | 81 | $-9.961 \mathrm{~dB}$ | -5 dB | 143 | -5.024dB |
| 6 | -18 dB | 32 | -18.028 dB | -12 dB | 64 | $-12.007 \mathrm{~dB}$ | -6 dB | 128 | $-5.987 \mathrm{~dB}$ |
| 7 | -21 dB | 23 | -20.896 dB | -14 dB | 51 | $-13.979 \mathrm{~dB}$ | -7 dB | 114 | -6.993 dB |
| 8 | -24 dB | 16 | -24.048 dB | -16 dB | 40 | $-16.090 \mathrm{~dB}$ | -8 dB | 101 | -8.044 dB |
| 9 | -27 dB | 11 | $-27.303 \mathrm{~dB}$ | -18 dB | 32 | $-18.028 \mathrm{~dB}$ | -9 dB | 90 | -9.046 dB |
| 10 | -30 dB | 8 | -30.069 dB | -20 dB | 25 | $-20.172 \mathrm{~dB}$ | -10 dB | 81 | -9.961 dB |
| 11 | -33 dB | 6 | -32.568 dB | -22 dB | 20 | -22.110 dB | -11 dB | 72 | -10.984 dB |
| 12 | -36 dB | 4 | -36.090 dB | -24 dB | 16 | $-24.048 \mathrm{~dB}$ | -12 dB | 64 | $-12.007 \mathrm{~dB}$ |
| 13 | -39 dB | 3 | $-38.588 \mathrm{~dB}$ | -26 dB | 13 | $-25.852 \mathrm{~dB}$ | -13 dB | 57 | $-13.013 \mathrm{~dB}$ |
| 14 | -42 dB | 2 | -42.110 dB | -28 dB | 10 | -28.131 dB | -14 dB | 51 | $-13.979 \mathrm{~dB}$ |
| 15 | -48 dB | 1 | -48.131 dB | -30 dB | 8 | $-30.069 \mathrm{~dB}$ | -15 dB | 45 | $-15.067 \mathrm{~dB}$ |
| 16 | Mute | 0 | Mute | -32 dB | 6 | -32.602 dB | -16 dB | 40 | $-16.090 \mathrm{~dB}$ |
| 17 |  |  |  | -34 dB | 5 | $-34.151 \mathrm{~dB}$ | -17 dB | 36 | -17.005 dB |
| 18 |  |  |  | -36 dB | 4 | -36.090 dB | -18 dB | 32 | -18.028 dB |
| 19 |  |  |  | -38 dB | 3 | $-38.588 \mathrm{~dB}$ | -19 dB | 29 | $-18.883 \mathrm{~dB}$ |
| 20 |  |  |  | -42 dB | 2 | $-42.110 \mathrm{~dB}$ | -20 dB | 25 | -20.172 dB |
| 21 |  |  |  | -48 dB | 1 | -48.131 dB | -21 dB | 23 | $-20.896 \mathrm{~dB}$ |
| 22 |  |  |  | Mute | 0 | Mute | -22 dB | 20 | -22.110 dB |
| 23 |  |  |  |  |  |  | -23 dB | 18 | -23.025 dB |
| 24 |  |  |  |  |  |  | -24 dB | 16 | -24.048 dB |
| 25 |  |  |  |  |  |  | -25 dB | 14 | -25.208 dB |
| 26 |  |  |  |  |  |  | -26 dB | 13 | -25.852 dB |
| 27 |  |  |  |  |  |  | -27dB | 11 | -27.303 dB |
| 28 |  |  |  |  |  |  | -28 dB | 10 | -28.131 dB |
| 29 |  |  |  |  |  |  | -29 dB | 9 | -29.046 dB |
| 30 |  |  |  |  |  |  | -30 dB | 8 | -30.069 dB |
| 31 |  |  |  |  |  |  | -31 dB | 7 | -31.229 dB |
| 32 |  |  |  |  |  |  | -33 dB | 6 | $-32.568 \mathrm{~dB}$ |
| 33 |  |  |  |  |  |  | -34 dB | 5 | -34.151 dB |
| 34 |  |  |  |  |  |  | -36 dB | 4 | -36.090 dB |
| 35 |  |  |  |  |  |  | -39 dB | 3 | $-38.588 \mathrm{~dB}$ |
| 36 |  |  |  |  |  |  | -42 dB | 2 | $-42.110 \mathrm{~dB}$ |
| 37 |  |  |  |  |  |  | -48 dB | 1 | -48.131 dB |
| 38 |  |  |  |  |  |  | Mute | 0 | Mute |

Legend: Calculated Attenuation Value Color Code: Black -> Above Target Value; Red -> Below Target Value Desired Attenuation Value Color Code: Magenta -> Skipped Desired Attenuation Value(s).
Note 1: Attenuation values do not include errors from digital potentiometer errors, such as Full-Scale Error or ZeroScale Error.

### 8.10 Using the General Call Command

The use of the General Call Address Increment, Decrement, or Write commands is analogous to the "Load" feature (LDAC pin) on some DACs (such as the MCP4921). This allows all the devices to "Update" the output level "at the same time".
For some applications, the ability to update the wiper values "at the same time" may be a requirement, since the delay from writing to one wiper value and then the next may cause application issues. A possible example would be a "tuned" circuit that uses several MCP45HVX1 in rheostat configuration. As the system condition changes (temperature, load, etc.) these devices need to be changed (incremented/decremented) to adjust for the system change. These changes will either be in the same direction or in opposite directions. With the Potentiometer device, the customer can either select the PxB terminals (same direction) or the PxA terminal(s) (opposite direction).
Figure 8-12 shows that the update of six devices takes $6^{*} T_{\text {I2CDLY }}$ time in "normal" operation, but only $1^{*} T_{\text {I2CDLY }}$ time in "General Call" operation.

Note: The application system may need to partition the $\mathrm{I}^{2} \mathrm{C}$ bus into multiple buses to ensure that the MCP45HVX1 General Call commands do not conflict with the General Call commands that the other $I^{2} \mathrm{C}$ devices may have defined. Also, if only a portion of the MCP45HVX1 devices are to require this synchronous operation, then the devices that should not receive these commands should be on the second $\mathrm{I}^{2} \mathrm{C}$ bus.

Figure 8-11 shows two $\mathrm{I}^{2} \mathrm{C}$ bus configurations. In many cases, the single $\mathrm{I}^{2} \mathrm{C}$ bus configuration will be adequate. For applications that do not want all the MCP45HVX1 devices to do General Call support or have a conflict with General Call commands, the multiple $\mathrm{I}^{2} \mathrm{C}$ bus configuration would be used.


Normal Operation


General Call Operation

$\mathrm{T}_{\text {I2CDLY }}=$ Time from one $\mathrm{I}^{2} \mathrm{C}$ command completed to completing the next $\mathrm{I}^{2} \mathrm{C}$ command.
FIGURE 8-12: Example Comparison of "Normal Operation" vs. "General Call Operation" Wiper Updates.

### 8.11 Design Considerations

In the design of a system with the MCP45HVX1 devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations


### 8.11.1 POWER SUPPLY CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-13 illustrates an appropriate bypass strategy.
In this example, the recommended bypass capacitor value is $0.1 \mu \mathrm{~F}$. This capacitor should be placed as close (within 4 mm ) to the device power pin $\left(\mathrm{V}_{\mathrm{L}}\right)$ as possible.
The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, V+ and Vshould reside on the analog plane.


FIGURE 8-13: Typical Microcontroller
Connections.

### 8.11.2 LAYOUT CONSIDERATIONS

In the design of a system with the MCP45HVX1 devices, the following layout considerations should be taken into account:

- Noise
- PCB Area Requirements
- Power Dissipation


### 8.11.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP45HVX1's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.
If low noise is desired, breadboards and wire-wrapped boards are not recommended.

### 8.11.2.2 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-2 shows the package dimensions and area for the different package options. The table also shows the relative area factor compared to the smallest area. For space critical applications, the QFN package would be the suggested package.

TABLE 8-2: PACKAGE FOOTPRINT ${ }^{(1)}$

| Package |  |  | Package Footprint |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{n}{a}$ | Type | Code | Dimensions (mm) |  |  |  |
|  |  |  | X | Y |  |  |
| 14 | TSSOP | ST | 5.10 | 6.40 | 32.64 | 1.31 |
| 20 | QFN | MQ | 5.00 | 5.00 | 25.00 | 1 |

Note 1: Does not include recommended land pattern dimensions.

## MCP45HVX1

### 8.11.3 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (tempco) are shown in the device characterization graphs.

These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end-to-end change in $\mathrm{R}_{\mathrm{AB}}$ resistance.

### 8.11.3.1 Power Dissipation

The power dissipation of the high-voltage digital potentiometer will most likely be determined by the power dissipation through the resistor networks.
Table 8-3 shows the power dissipation through the resistor ladder $\left(R_{A B}\right)$ when Terminal $A=+18 \mathrm{~V}$ and Terminal $B=-18 \mathrm{~V}$. This is not the worst-case power dissipation based on the 25 mA terminal current specification. Table 8-3 shows the worst-case current (per resistor network), which is independent of the $R_{A B}$ value).

TABLE 8-3: $\quad R_{A B}$ POWER DISSIPATION

| $\mathbf{R}_{\text {AB }}$ Resistance ( $\Omega$ ) |  |  | $\begin{gathered} \left\|V_{A}\right\|+\left\|V_{B}\right\| \\ = \\ (\mathrm{V}) \end{gathered}$ | Power $(\mathrm{mW})^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Typical | Min | Max |  |  |
| 5,000 | 4,000 | 6,000 | 36 | 324 |
| 10,000 | 8,000 | 12,000 | 36 | 162 |
| 50,000 | 40,000 | 60,000 | 36 | 32.4 |
| 100,000 | 80,000 | 120,000 | 36 | 16.2 |

Note 1: Power $=V^{*} I=V^{2} / R_{A B(M I N)}$.
TABLE 8-4: $\quad R_{B W}$ POWER DISSIPATION

| $\mathbf{R}_{\mathrm{AB}}(\Omega)$ <br> (Typical) | $\left\|\mathrm{V}_{\mathbf{W}}\right\|+\left\|\mathrm{V}_{\mathbf{B}}\right\|=$ <br> $(\mathbf{V})$ | IBW (2) <br> $(\mathbf{m A )}$ | Power <br> $(\mathbf{m W})^{(\mathbf{1})}$ |
| :--- | :---: | :---: | :---: |
| 5,000 | 36 | 25 | 900 |
| 10,000 | 36 | 12.5 | 450 |
| 50,000 | 36 | 6.5 | 234 |
| 100,000 | 36 | 6.5 | 234 |

Note 1: Power $=V^{*}$ I.
2: See Electrical Specifications (max $\mathrm{I}_{\mathrm{W}}$ ).

NOTES:

### 9.0 DEVICE OPTIONS

### 9.1 Standard Options

### 9.1.1 POR/BOR WIPER SETTING

The default wiper setting (mid scale) is indicated by the customer in three digit suffix: -202, -502, -103 and -503. Table 9-1 indicates the device's default settings.

TABLE 9-1: DEFAULT PORIBOR WIPER SETTING SELECTION

| Typical $\mathbf{R}_{\text {AB }}$ Value |  | Default POR Wiper Setting | Device Resolution | Wiper Code |
| :---: | :---: | :---: | :---: | :---: |
| 5.0 k | -502 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $10.0 \mathrm{k} \Omega$ | -103 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $50.0 \mathrm{k} \Omega$ | -503 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |
| $100.0 \mathrm{k} \Omega$ | -104 | Mid scale | 8-bit | 7Fh |
|  |  |  | 7-bit | 3Fh |

### 9.2 Custom Options

Custom options can be made available.

### 9.2.1 CUSTOM WIPER VALUE ON POR/ BOR EVENT

Customers can specify a custom wiper setting via the Non-Standard Customer Authorization Request (NSCAR) process.

Note 1: Non-Recurring Engineering (NRE) charges and minimum ordering requirements for custom orders. Please contact Microchip sales for additional information.
2: A custom device will be assigned custom device marking.

NOTES:

### 10.0 DEVELOPMENT SUPPORT

### 10.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP45HVX1 devices. The currently available tools are shown in Table 10-1.

Figure 10-1 shows how the TSSOP20EV bond-out PCB can be populated to easily evaluate the MCP45HVX1 devices. Evaluation can use the PICkit ${ }^{\text {TM }}$ Serial Analyzer to control the position of the volatile wiper and state of the TCON register.
Figure 10-2 shows how the SOIC14EV bond-out PCB can be populated to evaluate the MCP45HVX1 devices. The use of the PICkit Serial Analyzer would require blue wire since the header H 1 is not compatibly connected.

These boards may be purchased directly from the Microchip web site at www.microchip.com.

### 10.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs and Design Guides. Table 10-2 shows some of these documents.

TABLE 10-1: DEVELOPMENT TOOLS

| Board Name | Part \# | Comment |
| :--- | :--- | :--- |
| 20-pin TSSOP and SSOP Evaluation Board | TSSOP20EV | Can easily interface to PICkit ${ }^{\text {TM }}$ Serial Analyzer <br> (Order \#: DV164122) |
| 14-pin SOIC/TSSOP/DIP Evaluation Board | SOIC14EV |  |

TABLE 10-2: TECHNICAL DOCUMENTATION

| Application <br> Note Number | Title | Literature \# |
| :--- | :--- | :--- |
| TB3073 | Implementing a 10-bit Digital Potentiometer with an 8-bit Digital Potentiometer | DS93073 |
| AN1316 | Using Digital Potentiometers for Programmable Amplifier Gain | DS01316 |
| AN1080 | Understanding Digital Potentiometers Resistor Variations | DS01080 |
| AN737 | Using Digital Potentiometers to Design Low-Pass Adjustable Filters | DS00737 |
| AN692 | Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect | DS00692 |
| AN691 | Optimizing the Digital Potentiometer in Precision Circuits | DS00691 |
| AN219 | Comparing Digital Potentiometers to Mechanical Potentiometers | DS00219 |
| - | Digital Potentiometer Design Guide | DS22017 |
| - | Signal Chain Design Guide | DS21825 |
| - | Analog Solutions for Automotive Applications Design Guide | DS01005 |



FIGURE 10-1: Digital Potentiometer Evaluation Board Circuit Using TSSOP20EV.

FIGURE 10-2: Digital Potentiometer Evaluation Board Circuit Using SOIC14EV.

NOTES:

### 11.0 PACKAGING INFORMATION

### 11.1 Package Marking Information

14-Lead TSSOP ( 4.4 mm )


Example


| Part Number | Code | Part Number | Code |
| :---: | :---: | :---: | :---: |
| MCP45HV51-502E/ST | $45 H 51502$ | MCP45HV31-502E/ST | 45 H 31502 |
| MCP45HV51-103E/ST | 45 H 51103 | MCP45HV31-103E/ST | 45 H 31103 |
| MCP45HV51-503E/ST | 45 H 51503 | MCP45HV31-503E/ST | 45 H 31503 |
| MCP45HV51-104E/ST | 45 H 51104 | MCP45HV31-104E/ST | 45 H 31104 |

20-Lead QFN ( $5 \times 5 \times 0.9 \mathrm{~mm}$ )


Example


| Part Number | Code | Part Number | Code |
| :---: | :---: | :---: | :---: |
| MCP45HV51-502E/MQ | $502 \mathrm{E} / \mathrm{MQ}$ | MCP45HV31-502E/MQ | $502 \mathrm{E} / \mathrm{MQ}$ |
| MCP45HV51-103E/MQ | $103 \mathrm{E} / \mathrm{MQ}$ | MCP45HV31-103E/MQ | $103 \mathrm{E} / \mathrm{MQ}$ |
| MCP45HV51-503E/MQ | $503 \mathrm{E} / \mathrm{MQ}$ | MCP45HV31-503E/MQ | $503 \mathrm{E} / \mathrm{MQ}$ |
| MCP45HV51-104E/MQ | $104 \mathrm{E} / \mathrm{MQ}$ | MCP45HV31-104E/MQ | $104 \mathrm{E} / \mathrm{MQ}$ |


| Legend: | XX...X | Customer-specific information |
| :--- | :--- | :--- |
|  | Y | Year code (last digit of calendar year) |
|  | YY | Year code (last 2 digits of calendar year) |
|  | NNN | Week code (week of January 1 is week '01') |

## 14-Lead Plastic Thin Shrink Small Outline (ST) - $\mathbf{4 . 4} \mathbf{~ m m ~ B o d y ~ [ T S S O P ] ~}$

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
| Number of Pins | N | 14 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A 2 | 0.80 | 1.00 | 1.05 |
| Standoff | A 1 | 0.05 | - | 0.15 |
| Overall Width | E | 6.40 BSC |  |  |
| Molded Package Width | E 1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 4.90 | 5.00 | 5.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | (L1) | 1.00 REF |  |  |
| Foot Angle | $\varphi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | C | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

## Notes

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  |  | MIN |  | NOM | MAX |
| Contact Pitch | E | 0.65 BSC |  |  |  |  |  |  |  |  |
| Contact Pad Spacing | C1 |  | 5.90 |  |  |  |  |  |  |  |
| Contact Pad Width (X14) | X1 |  |  | 0.45 |  |  |  |  |  |  |
| Contact Pad Length (X14) | Y1 |  |  | 1.45 |  |  |  |  |  |  |
| Distance Between Pads | G | 0.20 |  |  |  |  |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2087A

## 20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 20 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF |  |  |
| Overall Width | E | 5.00 BSC |  |  |
| Exposed Pad Width | E2 | 3.15 | 3.25 | 3.35 |
| Overall Length | D | 5.00 BSC |  |  |
| Exposed Pad Length | D2 | 3.15 | 3.25 | 3.35 |
| Contact Width | b | 0.25 | 0.30 | 0.35 |
| Contact Length | L | 0.35 | 0.40 | 0.45 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 20-Lead Plastic Quad Flat, No Lead Package (MQ) - $5 \times 5$ mm Body [QFN] <br> With 0.40 mm Contact Length

## Note: For the most current package drawings, please see the Microchip Packaging Specification located at

 http://www.microchip.com/packaging

|  | Units |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  |  |
|  | E | 0.65 BSC |  |  |
| Contact Pitch | W2 |  |  | MAX |
| Optional Center Pad Width | T2 |  |  | 3.35 |
| Optional Center Pad Length | C1 |  | 4.50 |  |
| Contact Pad Spacing | C2 |  | 4.50 |  |
| Contact Pad Spacing | X1 |  |  | 0.40 |
| Contact Pad Width (X20) | Y1 |  |  | 0.55 |
| Contact Pad Length (X20) | G | 0.20 |  |  |
| Distance Between Pads |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2139A

MCP45HVX1

## APPENDIX A: REVISION HISTORY

Revision A (June 2014)

- Original Release of this Document.


## APPENDIX B: TERMINOLOGY

This appendix discusses the terminology used in this document and it also describes how a parameter is measured.

## B. 1 Potentiometer (Voltage Divider)

The potentiometer configuration is when all three terminals of the device are tied to different nodes in the circuit. This allows the potentiometer to output a voltage proportional to the input voltage. This configuration is sometimes called Voltage Divider mode. The potentiometer is used to provide a variable voltage by adjusting the wiper position between the two endpoints as shown in Figure B-1. Reversing the polarity of the $A$ and $B$ terminals will not affect operation.


## FIGURE B-1: POTENTIOMETER

## CONFIGURATION.

The temperature coefficient of the $R_{A B}$ resistors is minimal by design. In this configuration, the resistors all change uniformly, so minimal variation should be seen.

## B. 2 Rheostat (Variable Resistor)

The rheostat configuration is when two of the three digital potentiometer's terminals are used as a resistive element in the circuit. With Terminal W (wiper) and either Terminal A or Terminal B, a variable resistor is created. The resistance will depend on the tap setting of the wiper (and the wiper's resistance). The resistance is controlled by changing the wiper setting. Figure B-2 shows the two possible resistors that can be used. Reversing the polarity of the $A$ and $B$ terminals will not affect operation.


FIGURE B-2:
RHEOSTAT
CONFIGURATION.

## B. 3 Resolution

The resolution is the number of wiper output states that divide the full-scale range. For the 8 -bit digital potentiometer, the resolution is $2^{8}$, meaning the digital potentiometer wiper code ranges from 0 to 255 .

## B. 4 Step Resistance ( $\mathbf{R}_{\mathrm{S}}$ )

The resistance Step size $\left(R_{S}\right)$ equates to one LSb of the resistor ladder. Equation B-1 shows the calculation for the step resistance $\left(\mathrm{R}_{\mathrm{S}}\right)$.

## EQUATION B-1: $\quad \mathbf{R}_{\mathrm{S}}$ CALCULATION

Ideal

$$
R_{S(\text { Ideal })}=\frac{R_{A B}}{2^{N}-1} \quad \text { or } \quad \frac{\left(V_{A}-V_{B}\right) / I_{A B}}{2^{N}-1}
$$

## Measured

$$
R_{S(\text { Measured })}=\frac{\left(V_{W(@ F S)}-V_{W(@ z S)}\right) / I_{A B}}{2^{N}-1}
$$

where:

$$
\begin{aligned}
2^{\mathrm{N}}-1= & 255(\mathrm{MCP} 45 \mathrm{HV} 51 / 61) \\
& =127(\mathrm{MCP} 45 \mathrm{HV} 31 / 41) \\
\mathrm{V}_{\mathrm{A}}= & \text { Voltage on Terminal A pin } \\
\mathrm{V}_{\mathrm{B}}= & \text { Voltage on Terminal B pin } \\
\mathrm{I}_{\mathrm{AB}}= & \text { Measured Current through A and B pins } \\
\mathrm{V}_{\mathrm{W}(@ \mathrm{FS})}= & \text { Measured Voltage on W pin at } \\
& \text { Full-Scale code (FFh or 7Fh) } \\
\mathrm{V}_{\mathrm{W}(@ Z S)}= & \text { Measured Voltage on W pin at } \\
& \text { Zero-Scale code }(00 \mathrm{~h})
\end{aligned}
$$

## B. 5 Wiper Resistance

Wiper resistance is the series resistance of the analog switch that connects the selected resistor ladder node to the Wiper terminal common signal (see Figure 5-1).
A value in the volatile Wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The resistance is dependent on the voltages on the analog switch source, gate, and drain nodes, as well as the device's wiper code, temperature, and the current through the switch. As the device voltage decreases, the wiper resistance increases.
The wiper resistance is measured by forcing a current through the $W$ and $B$ terminals ( $l_{W B}$ ) and measuring the voltage on the W and A terminals $\left(\mathrm{V}_{\mathrm{W}}\right.$ and $\left.\mathrm{V}_{\mathrm{A}}\right)$. Terminal $A$ is not biased. Equation $B-2$ shows how to calculate this resistance.

EQUATION B-2: $\quad R_{W}$ CALCULATION

$$
R_{W(\text { Measured })}=\frac{\left(V_{W}-V_{A}\right)}{I_{W B}}
$$

where:
$\mathrm{V}_{\mathrm{A}}=$ Voltage on Terminal A pin
$\mathrm{V}_{\mathrm{W}}=$ Voltage on Terminal W pin
$I_{W B}=$ Measured current through W and B pins
The wiper resistance in potentiometer-generated voltage divider applications is not a significant source of error (it does not affect the output voltage seen on the W pin).
The wiper resistance in rheostat applications can create significant nonlinearity as the wiper is moved toward zero scale (00h). The lower the nominal resistance, the greater the possible error.

## B. $6 \quad \mathrm{R}_{\mathrm{zs}}$ Resistance

The analog switch between the resistor ladder and the Terminal B pin introduces a resistance, which we call the Zero-Scale resistance ( $\mathrm{R}_{\mathrm{Zs}}$ ). Equation $\mathrm{B}-3$ shows how to calculate this resistance.

EQUATION B-3: $\quad R_{Z S}$ CALCULATION

$$
R_{Z S(\text { Measured })}=\frac{\left(V_{W(@ z S)}-V_{B}\right)}{I_{A B}}
$$

where:
$\mathrm{V}_{\mathrm{W}(@ \mathrm{ZS})}=$ Voltage on Terminal W pin at Zero-Scale wiper code
$V_{B}=$ Voltage on Terminal B pin
$I_{\mathrm{WB}}=$ Measured Current through $A$ and $B$ pins

## B. $7 \quad \mathbf{R}_{\text {FS }}$ Resistance

The analog switch between the resistor ladder and the Terminal A pin introduces a resistance, which we call the Full-Scale resistance ( $\mathrm{R}_{\mathrm{FS}}$ ). Equation B-4 shows how to calculate this resistance.

EQUATION B-4: $\quad R_{\text {FS }}$ CALCULATION

$$
R_{F S(\text { Measured })}=\frac{\left(V_{A}-V_{W(@ F S)}\right)}{I_{A B}}
$$

where:
$\mathrm{V}_{\mathrm{A}}=$ Voltage on Terminal A pin
$\mathrm{V}_{\mathrm{W}(@ \mathrm{FS})}=$ Voltage on Terminal W pin at Full-Scale wiper code
$I_{W B}=$ Measured Current through $A$ and $B$ pins

## B. 8 Least Significant Bit (LSb)

This is the difference between two successive codes (either in resistance or voltage). For a given output range it is divided by the resolution of the device (Equation B-5).

## EQUATION B-5: LSb CALCULATION

| Ideal |  |
| :--- | :---: |
| $\operatorname{In}$ Resistance | In Voltage |
| $\frac{R_{A B}}{2^{N}-1}$ | $\frac{V_{A}-V_{B}}{2^{N}-1}$ |

## Measured

$\operatorname{LSb}($ Measured $)=$

$$
\begin{aligned}
& \frac{\left(V_{W(@ F S)}-V_{W(@ Z S)}\right) / I_{A B}}{2^{N}-1} \\
& \frac{V_{W(@ F S)}-V_{W(@ Z S)}}{2^{N}-1}
\end{aligned}
$$

where:

$$
\begin{aligned}
& 2^{N}-1=255(\text { MCP45HV51) } \\
&=127(\text { MCP45HV31) } \\
& V_{A}= \text { Voltage on Terminal A pin } \\
& V_{B}=\text { Voltage on Terminal B pin } \\
& V_{A B}= \text { Measured Voltage between A and B pins } \\
& \mathrm{I}_{A B}=\text { Measured Current through A and B pins } \\
& \mathrm{V}_{\mathrm{W}(@ F S)}= \text { Measured Voltage on W pin at } \\
& \quad \text { Full-Scale code (FFh or 7Fh) } \\
& \mathrm{V}_{\mathrm{W}(@ Z s)}= \text { Measured Voltage on W pin at } \\
& \text { Zero-Scale code }(00 \mathrm{~h})
\end{aligned}
$$

## B. 9 Monotonic Operation

Monotonic operation means that the device's output (resistance $\left(\mathrm{R}_{\mathrm{BW}}\right)$ or voltage ( $\left.\mathrm{V}_{\mathrm{W}}\right)$ ) increases with every one code step (LSb) increment of the Wiper register.


FIGURE B-3: THEORETICAL $V_{w}$ OUTPUT VS CODE (MONOTONIC OPERATION).


## B. 10 Full-Scale Error ( $\mathrm{E}_{\mathrm{FS}}$ )

The Full-Scale Error (see Figure B-5) is the error of the $\mathrm{V}_{\mathrm{W}}$ pin relative to the expected $\mathrm{V}_{\mathrm{W}}$ voltage (theoretical) for the maximum device wiper register code (code FFh for 8-bit and code 7Fh for 7-bit), see Equation B-6. The error is defined with no resistive load on the POW pin.
The error in bits is determined by the theoretical voltage step size to give an error in LSb.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (> $\sim 100^{\circ} \mathrm{C}$ ). As analog switch leakage increases, the full-scale output value decreases, which increases the FullScale Error.

EQUATION B-6: FULL-SCALE ERROR

$$
E_{F S}=\frac{V_{W(@ F S)}-V_{A}}{V_{L S b(I D E A L)}}
$$

## Where:

$\mathrm{E}_{\mathrm{FS}}$ is expressed in LSb
$\mathrm{V}_{\mathrm{W} @ \mathrm{FS})}$ is the $\mathrm{V}_{\mathrm{W}}$ voltage when the Wiper register code is at Full-scale.
$\mathrm{V}_{\text {IDEAL(@FS) }}$ is the ideal output voltage when the Wiper register code is at Full-scale.
$\mathrm{V}_{\text {LSb(IDEAL) }}$ is the theoretical voltage step size.


FIGURE B-5: FULL-SCALE ERROR
EXAMPLE.

## B. 11 Zero-Scale Error ( $E_{z s}$ )

The Zero-Scale Error (see Figure B-6) is the difference between the ideal and measured $\mathrm{V}_{\text {OUT }}$ voltage with the Wiper register code equal to 00h (Equation B-7). The error is defined with no resistive load on the POW pin.
The error in bits is determined by the theoretical voltage step size to give an error in LSb.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (> $\sim 100^{\circ} \mathrm{C}$ ). As analog switch leakage increases the zero-scale output value decreases, which decreases the ZeroScale Error.

EQUATION B-7: ZERO SCALE ERROR

$$
E_{Z s}=\frac{v_{W @ Z S)}}{v_{L S b(I D E A L)}}
$$

Where:
$\mathrm{E}_{\mathrm{FS}}$ is expressed in LSb
$V_{W @ z s)}$ is the $V_{W}$ voltage when the Wiper register code is at Zero-scale.
$\mathrm{V}_{\text {LSb(IDEAL) }}$ is the theoretical voltage step size.


FIGURE B-6: ZERO-SCALE ERROR EXAMPLE.

## B. 12 Integral Nonlinearity (P-INL) Potentiometer Configuration

The Potentiometer Integral nonlinearity (P-INL) error is the maximum deviation of an actual $\mathrm{V}_{\mathrm{W}}$ transfer function from an ideal transfer function (straight line).
In the MCP45HVX1, P-INL is calculated using the zeroscale and full-scale wiper code end points. P-INL is expressed in LSb. P-INL is also called relative accuracy. Equation B-8 shows how to calculate the P INL error in LSb and Figure B-7 shows an example of P-INL accuracy.
Positive P-INL means higher $\mathrm{V}_{\mathrm{W}}$ voltage than ideal. Negative P-INL means lower $\mathrm{V}_{\mathrm{W}}$ voltage than ideal.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures ( $>\sim 100^{\circ} \mathrm{C}$ ). As analog switch leakage increases, the Wiper output voltage $\left(\mathrm{V}_{\mathrm{W}}\right)$ decreases, which affects the INL Error.

## EQUATION B-8: P-INL ERROR

$$
E_{I N L}=\frac{\left(V_{W(@ C o d e)}-\left(V_{L S b}(\text { Measured }) * \text { Code }\right)\right)}{V_{L S b}(\text { Measured })}
$$

## Where:

INL is expressed in LSb.

$$
\begin{aligned}
\text { Code }= & \text { Wiper Register Value } \\
V_{W(@ C o d e)}= & \text { The measured } \mathrm{V}_{\mathrm{W}} \text { output } \\
& \text { voltage with a given Wiper } \\
& \text { register code } \\
\mathrm{V}_{\mathrm{LSb}}= & \text { For Ideal: } \\
& \mathrm{V}_{\mathrm{AB}} / \text { Resolution } \\
& \text { For Measured: } \\
& \left(\mathrm{V}_{\mathrm{W}(@ \mathrm{CS})}-\mathrm{V}_{\mathrm{W}(@ \mathrm{ZS})}\right) / 255
\end{aligned}
$$



## B. 13 Differential Nonlinearity (P-DNL) Potentiometer Configuration

The Potentiometer Differential nonlinearity (P-DNL) error (see Figure $B-8$ ) is the measure of $V_{W}$ step size between codes. The ideal step size between codes is 1 LSb. A P-DNL error of zero would imply that every code is exactly 1 LSb wide. If the P-DNL error is less than 1 LSb , the digital potentiometer guarantees monotonic output and no missing codes. The P-DNL error between any two adjacent codes is calculated in Equation B-9.

P-DNL error is the measure of variations in code widths from the ideal code width.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures ( $>\sim 100^{\circ} \mathrm{C}$ ). As analog switch leakage increases, the Wiper output voltage ( $\mathrm{V}_{\mathrm{W}}$ ) decreases, which affects the DNL Error.

EQUATION B-9: P-DNL ERROR
$E_{D N L}=\frac{\left.\left(V_{W(\text { code }=n+1)}-V_{W(\text { code }=n)}\right)-V_{L S b(\text { Measured })}\right)}{V_{L S b(\text { Measured })}}$
Where:
DNL is expressed in LSb.

$$
\begin{aligned}
\left.V_{W(\text { Code }}=n\right)= & \text { The measured } V_{W} \text { output } \\
& \text { voltage with a given Wiper } \\
& \text { register code. } \\
V_{\mathrm{LSb}}= & \text { For Ideal: } \\
& V_{\mathrm{AB}} / \text { Resolution } \\
& \text { For Measured: } \\
& \left(\mathrm{V}_{\mathrm{W}(@ \mathrm{CS})}-\mathrm{V}_{\mathrm{W}(@ \mathrm{BS})}\right) / \# \text { of } \mathrm{R}_{\mathrm{S}}
\end{aligned}
$$



FIGURE B-8: P-DNL ACCURACY.

## B. 14 Integral Nonlinearity (R-INL) Rheostat Configuration

The Rheostat Integral nonlinearity (R-INL) error is the maximum deviation of an actual $R_{B W}$ transfer function from an ideal transfer function (straight line).
In the MCP45HVX1, INL is calculated using the ZeroScale and Full-Scale wiper code end points. R-INL is expressed in LSb. R-INL is also called relative accuracy. Equation B-10 shows how to calculate the RINL error in LSb and Figure B-9 shows an example of R-INL accuracy.
Positive R-INL means higher $\mathrm{V}_{\text {OUT }}$ voltage than ideal. Negative R-INL means lower $\mathrm{V}_{\text {OUT }}$ voltage than ideal.

EQUATION B-10: R-INL ERROR
$E_{I N L}=\frac{\left(R_{B W(@ c o d e)}-R_{B W(I d e a l)}\right)}{R_{L S b(I d e a l)}}$
Where:
INL is expressed in LSb.
$R_{B W(\text { Code }=n)}=\begin{aligned} & \text { The measured } \mathrm{R}_{\mathrm{BW}} \text { resistance } \\ & \text { with a given wiper register code }\end{aligned}$
$R_{L S b}=$ For Ideal:
$\mathrm{R}_{\mathrm{AB}}$ / Resolution
For Measured:
$\mathrm{R}_{\text {BW(@FS) }}$ / \# of $\mathrm{R}_{\mathrm{S}}$


FIGURE B-9: R-INL ACCURACY.

## B. 15 Differential Nonlinearity (R-DNL) Rheostat Configuration

The Rheostat Differential nonlinearity ( $\mathrm{R}-\mathrm{DNL}$ ) error (see Figure $B-10$ ) is the measure of $R_{B W}$ step size between codes in actual transfer function. The ideal step size between codes is 1 LSb . A R-DNL error of zero would imply that every code is exactly 1 LSb wide. If the R-DNL error is less than 1 LSb , the $\mathrm{R}_{\mathrm{BW}}$ Resistance guarantees monotonic output and no missing codes. The R-DNL error between any two adjacent codes is calculated in Equation B-11.

R-DNL error is the measure of variations in code widths from the ideal code width. A R-DNL error of zero would imply that every code is exactly 1 LSb wide.

## EQUATION B-11: R-DNL ERROR

$E_{D N L}=$

$$
\frac{\left.\left(R_{B W(\text { code }=n+1)}-R_{B W(\text { code }=n)}\right)-R_{L S b(\text { Measured })}\right)}{R_{L S b(\text { Measured })}}
$$

Where:
DNL is expressed in LSb.

$$
\begin{aligned}
R_{B W(\text { Code }=n)}= & \text { The measured } \mathrm{R}_{\mathrm{BW}} \text { resistance } \\
& \text { with a given wiper register code } \\
\mathrm{R}_{\mathrm{LSb}}= & \text { For Ideal: } \\
& \mathrm{R}_{\mathrm{AB}} / \text { Resolution } \\
& \text { For Measured: } \\
& \mathrm{R}_{\mathrm{BW}(@ \mathrm{OS})} / \# \text { of } \mathrm{R}_{\mathrm{S}}
\end{aligned}
$$



FIGURE B-10: R-DNL ACCURACY.

## B. 16 Total Unadjusted Error ( $\mathrm{E}_{\mathrm{T}}$ )

The Total Unadjusted Error $\left(\mathrm{E}_{\mathrm{T}}\right)$ is the difference between the ideal and measured $\mathrm{V}_{\mathrm{W}}$ voltage. Typically, calibration of the output voltage is implemented to improve system performance.
The error in bits is determined by the theoretical voltage step size to give an error in LSb.
Equation B-12 shows the Total Unadjusted Error calculation.

Note: Analog switch leakage increases with temperature. This leakage increases substantially at higher temperatures (> $100^{\circ} \mathrm{C}$ ). As analog switch leakage increases, the Wiper output voltage $\left(\mathrm{V}_{\mathrm{W}}\right)$ decreases, which affects the Total Unadjusted Error.

EQUATION B-12: TOTAL UNADJUSTED ERROR CALCULATION


## B. 17 Settling Time

The settling time is the time delay required for the $\mathrm{V}_{\mathrm{W}}$ voltage to settle into its new output value. This time is measured from the start of code transition, to when the $\mathrm{V}_{\mathrm{W}}$ voltage is within the specified accuracy. It is related to the RC characteristics of the resistor ladder and wiper switches.
In the MCP45HVX1, the settling time is a measure of the time delay until the $\mathrm{V}_{\mathrm{W}}$ voltage reaches within 0.5 LSb of its final value, when the volatile Wiper register changes from zero scale to full scale (or full scale to zero scale).

## B. 18 Major-Code Transition Glitch

Major-code transition glitch is the impulse energy injected into the wiper pin when the code in the Wiper register changes state. It is normally specified as the area of the glitch in nV -Sec, and is measured when the digital code is changed by 1 LSb at the major carry transition (Example: 01111111 to 10000000, or 10000000 to 01111111 ).

## B. 19 Digital Feedthrough

The digital feedthrough is the glitch that appears at the analog output caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV -Sec, and is measured with a full-scale change (Example: all 0 s to all 1s and vice versa) on the digital input pins. The digital feedthrough is measured when the digital potentiometer is not being written to the output register.

## B. 20 Power-Supply Sensitivity (PSS)

PSS indicates how the output ( $\mathrm{V}_{\mathrm{W}}$ or $\mathrm{R}_{\mathrm{BW}}$ ) of the digital potentiometer is affected by changes in the supply voltage. PSS is the ratio of the change in $\mathrm{V}_{\mathrm{W}}$ to a change in $V_{L}$ for mid-scale output of the digital potentiometer. The $\mathrm{V}_{\mathrm{W}}$ is measured while the $\mathrm{V}_{\mathrm{L}}$ is varied from 5.5 V to 2.7 V as a step, and expressed in $\% / \%$, which is the $\%$ change of the $\mathrm{V}_{\mathrm{W}}$ output voltage with respect to the \% change of the $\mathrm{V}_{\mathrm{L}}$ voltage.

EQUATION B-13: PSS CALCULATION

$$
P S S=\frac{\left.\left(V_{W(@ 5.5 V)}-V_{W(@ 2.7 V)}\right) / V_{W(@ 5.5 V)}\right)}{(5.5 V-2.7 V) / 5.5 \mathrm{~V}}
$$

Where:
PSS is expressed in \%/\%.
$V_{W(@ 5.5 \mathrm{~V})}=$ The measured $\mathrm{V}_{\mathrm{W}}$ output voltage with $\mathrm{V}_{\mathrm{L}}=5.5 \mathrm{~V}$
$V_{W(@ 2.7 V)}=$ The measured $V_{W}$ output voltage with $\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$

## B. 21 Power-Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the digital potentiometer is affected by changes in the supply voltage. PSRR is the ratio of the change in $V_{W}$ to a change in $V_{L}$ for fullscale output of the digital potentiometer. The $\mathrm{V}_{\mathrm{W}}$ is measured while the $\mathrm{V}_{\mathrm{L}}$ is varied $+/-10 \%\left(\mathrm{~V}_{\mathrm{A}}\right.$ and $\mathrm{V}_{\mathrm{B}}$ voltages held constant), and expressed in dB or $\mu \mathrm{V} / \mathrm{V}$.

## B. 22 Ratiometric Temperature Coefficient

The ratiometric temperature coefficient quantifies the error in the ratio $R_{A W} / R_{\text {WB }}$ due to temperature drift. This is typically the critical error when using a digital potentiometer in a voltage divider configuration.

## B. 23 Absolute Temperature Coefficient

The absolute temperature coefficient quantifies the error in the end-to-end resistance (Nominal resistance $R_{A B}$ ) due to temperature drift. This is typically the critical error when using the device in an adjustable resistor configuration.
Characterization curves of the resistor temperature coefficient (tempco) are shown in Section 2.0 "Typical Performance Curves".

## B. 24 -3dB Bandwidth

This is the frequency of the signal at the A terminal, that causes the voltage at the W pin to be -3 dB from its expected value, based on its wiper code. The expected value is determined by the static voltage value on the $A$ terminal and the wiper code value.

## B. 25 Resistor Noise Density ( $\mathrm{e}_{\mathrm{N}, ~ w B}$ )

This is the random noise generated by the device's internal resistances. It is specified as a spectral density (voltage per square root Hertz).

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


MCP45HVX1

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC ${ }^{32}$ logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.
© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.
ISBN:978-1-63276-299-3

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Microchip

## Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
| :---: | :---: | :---: | :---: |
| Corporate Office | Asia Pacific Office | India - Bangalore | Austria - Wels |
| 2355 West Chandler Blvd. | Suites 3707-14, 37th Floor | Tel: 91-80-3090-4444 | Tel: 43-7242-2244-39 |
| Chandler, AZ 85224-6199 | Tower 6, The Gateway | Fax: 91-80-3090-4123 | Fax: 43-7242-2244-393 |
| Tel: 480-792-7200 | Harbour City, Kowloon | India - New Delhi | Denmark - Copenhagen |
| Fax: 480-792-7277 | Hong Kong | Tel: 91-11-4160-8631 | Tel: 45-4450-2828 |
| Technical Support: | Tel: 852-2943-5100 | Fax: 91-11-4160-8632 | Fax: 45-4485-2829 |
| http://www.microchip.com/ support | Fax: 852-2401-3431 | India - Pune | France - Paris |
| Web Address: <br> www.microchip.com | Australia - Sydney <br> Tel: 61-2-9868-6733 | Tel: 91-20-3019-1500 Japan - Osaka | Tel: 33-1-69-53-63-20 <br> Fax: 33-1-69-30-90-79 |
| Atlanta | Fax: 61-2-9868-6755 China - Beijing | Tel: 81-6-6152-7160 | Germany - Dusseldorf <br> Tel: 49-2129-3766400 |
| Tel: 678-957-9614 <br> Fax: 678-957-1455 | Tel: 86-10-8569-7000 | Japan - Tokyo <br> Tel: 81-3-6880-3770 | Germany - Munich Tel: 49-89-627-144-0 |
| Austin, TX <br> Tel: 512-257-3370 | China - Chengdu <br> Tel: 86-28-8665-5511 <br> Fax: 86-28-8665-7889 | Fax: 81-3-6880-3771 Korea - Daegu Tel 82-53-744-4301 | Fax: 49-89-627-144-44 Germany - Pforzheim Tel: 49-7231-424750 |
| Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 | China - Chongqing <br> Tel: 86-23-8980-9588 <br> Fax: 86-23-8980-9500 | Fax: 82-53-744-4302 <br> Korea - Seoul <br> Tel: 82-2-554-7200 | Italy - Milan <br> Tel: 39-0331-742611 <br> Fax: 39-0331-466781 |
| Chicago Itasca, IL | China - Hangzhou Tel: 86-571-8792-8115 | $\begin{aligned} & \text { Fax: 82-2-558-5932 or } \\ & 82-2-558-5934 \end{aligned}$ | Italy - Venice <br> Tel: 39-049-7625286 |
| Tel: 630-285-0071 <br> Fax: 630-285-0075 | Fax: $86-571-8792-8116$ China - Hong Kong SAR | Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 | Netherlands - Drunen <br> Tel: 31-416-690399 |
| Cleveland | Tel: 852-2943-5100 | Fax: 60-3-6201-9859 | Fax: 31-416-690340 |
| Independence, OH Tel: 216-447-0464 Fax: 216-447-0643 | Fax: 852-2401-3431 <br> China - Nanjing <br> Tel: 86-25-8473-2460 | Malaysia - Penang <br> Tel: 60-4-227-8870 Fax: 60-4-227-4068 | Poland - Warsaw <br> Tel: 48-22-3325737 <br> Spain - Madrid |
| Dallas <br> Addison, TX <br> Tel: 972-818-7423 <br> Fax: 972-818-2924 | Fax: 86-25-8473-2470 <br> China - Qingdao <br> Tel: 86-532-8502-7355 <br> Fax: 86-532-8502-7205 | Philippines - Manila <br> Tel: 63-2-634-9065 <br> Fax: 63-2-634-9069 <br> Singapore | Tel: 34-91-708-08-90 <br> Fax: 34-91-708-08-91 <br> Sweden - Stockholm <br> Tel: 46-8-5090-4654 |
| Detroit <br> Novi, MI <br> Tel: 248-848-4000 | China - Shanghai <br> Tel: 86-21-5407-5533 <br> Fax: 86-21-5407-5066 | Tel: 65-6334-8870 Fax: 65-6334-8850 <br> Taiwan - Hsin Chu | UK - Wokingham <br> Tel: 44-118-921-5800 <br> Fax: 44-118-921-5820 |
| Houston, TX Tel: 281-894-5983 | China - Shenyang <br> Tel: 86-24-2334-2829 | Tel: 886-3-5778-366 <br> Fax: 886-3-5770-955 |  |
| Indianapolis <br> Noblesville, IN <br> Tel: 317-773-8323 <br> Fax: 317-773-5453 | Fax: 86-24-2334-2393 <br> China - Shenzhen <br> Tel: 86-755-8864-2200 <br> Fax: 86-755-8203-1760 | Taiwan - Kaohsiung <br> Tel: 886-7-213-7830 <br> Taiwan - Taipei <br> Tel: 886-2-2508-8600 |  |
| Los Angeles <br> Mission Viejo, CA <br> Tel: 949-462-9523 <br> Fax: 949-462-9608 | China - Wuhan <br> Tel: 86-27-5980-5300 <br> Fax: 86-27-5980-5118 | Fax: 886-2-2508-0102 <br> Thailand - Bangkok Tel: 66-2-694-1351 |  |
| New York, NY <br> Tel: 631-435-6000 | China - Xian <br> Tel: 86-29-8833-7252 <br> Fax: 86-29-8833-7256 | Fax: 66-2-694-1350 |  |
| San Jose, CA <br> Tel: 408-735-9110 <br> Canada - Toronto <br> Tel: 905-673-0699 | China - Xiamen <br> Tel: 86-592-2388138 <br> Fax: 86-592-2388130 |  |  |
| Fax: 905-673-6509 | China - Zhuhai <br> Tel: 86-756-3210040 <br> Fax: 86-756-3210049 |  | 03/25/14 |

# OCEAN CHIPS <br> Океан Электроники <br> Поставка электронных компонентов 

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR». JONHON
«JONHON» (основан в 1970 г.)
Разъемы специального, военного и аэрокосмического назначения:
(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)
«FORSTAR» (основан в 1998 г.)
ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:
(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).


Телефон: 8 (812) 309-75-97 (многоканальный)
Факс: 8 (812) 320-03-32
Электронная почта: ocean@oceanchips.ru
Web: http://oceanchips.ru/
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А

