## Data Sheet

## FEATURES

12-/16-bit resolution and monotonicity
Current output ranges: $\mathbf{4} \mathbf{~ m A}$ to $\mathbf{2 0} \mathrm{mA}, \mathbf{0} \mathbf{~ m A}$ to $\mathbf{2 0} \mathbf{~ m A}$, or
0 mA to 24 mA
$\pm \mathbf{0 . 0 1 \%}$ FSR typical total unadjusted error (TUE)
$\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typical output drift
Flexible serial digital interface
On-chip output fault detection
On-chip reference ( $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum)
Feedback/monitoring of output current
Asynchronous clear function
Power supply ( $\mathrm{AV}_{\mathrm{DD}}$ ) range
10.8 V to 40 V ; AD5410AREZ/AD5420AREZ
10.8 V to 60 V ; AD5410ACPZ/AD5420ACPZ

Output loop compliance to $A V_{D D}-2.5 \mathrm{~V}$
Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
24-lead TSSOP and 40-lead LFCSP packages

## APPLICATIONS

Process control
Actuator control
PLC

## GENERAL DESCRIPTION

The AD5410/AD5420 are low cost, precision, fully integrated 12-/16-bit converters offering a programmable current source output designed to meet the requirements of industrial process control applications. The output current range is programmable at 4 mA to $20 \mathrm{~mA}, 0 \mathrm{~mA}$ to 20 mA , or an overrange function of 0 mA to 24 mA . The output is open-circuit protected. The device operates with a power supply (AVDD) range from 10.8 V to 60 V . Output loop compliance is 0 V to $\mathrm{AV}_{\mathrm{DD}}-2.5 \mathrm{~V}$.
The flexible serial interface is SPI, MICROWIRE ${ }^{\mathrm{m}}$, QSPI $^{\mathrm{mw}}$, and DSP compatible and can be operated in 3-wire mode to minimize the digital isolation required in isolated applications.

The device also includes a power-on reset function, ensuring that the device powers up in a known state, and an asynchronous CLEAR pin that sets the output to the low end of the selected current range.
The total unadjusted error is typically $\pm 0.01 \%$ FSR.

## COMPANION PRODUCTS

HART Modem: AD5700, AD5700-1

HART network connectivity
FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## AD5410/AD5420

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description .....  1
Companion Products .....  1
Functional Block Diagram ..... 1
Revision History ..... 3
Specifications ..... 4
AC Performance Characteristics ..... 6
Timing Characteristics ..... 6
Absolute Maximum Ratings .....  8
ESD Caution ..... 8
Pin Configurations and Function Descriptions .....  9
Typical Performance Characteristics ..... 11
Terminology ..... 16
Theory of Operation ..... 17
Architecture ..... 17
Serial Interface . ..... 17
Power-On State ..... 20
Transfer Function ..... 20
Data Register ..... 20
Control Register ..... 20
Reset Register ..... 21
Status Register ..... 21
AD5410/AD5420 Features ..... 22
Fault Alert. ..... 22
Asynchronous Clear (CLEAR) ..... 22
Internal Reference ..... 22
External Current Setting Resistor ..... 22
Digital Power Supply ..... 22
External Boost Function ..... 22
HART Communication ..... 23
Digital Slew Rate Control. ..... 23
Iout Filtering Capacitors ..... 25
Feedback/Monitoring of Output Current ..... 25
Applications Information ..... 27
Driving Inductive Loads ..... 27
Transient Voltage Protection ..... 27
Layout Guidelines ..... 27
Galvanically Isolated Interface ..... 27
Microprocessor Interfacing. ..... 28
Thermal and Supply Considerations ..... 28
Industrial, HART Compatible Analog Output Application . ..... 29
Outline Dimensions ..... 30
Ordering Guide ..... 30

## REVISION HISTORY

11/2017—Rev. I to Rev. J
Changes to Figure 6 .....  9
Updated Outline Dimensions ..... 30
Changes to Ordering Guide ..... 30
4/2017—Rev. H to Rev. I
Changes to Table 4 .....  8
Changes to Figure 5 and Figure 6 .....  9
4/2015—Rev. G to Rev. H
Changes to Table 3 .....  6
Changes to Table 5 .....  9
10/2014—Rev. F to Rev. G
Changes to Power-On State Section ..... 20
10/2013-Rev. E to Rev. F
Moved Revision History. ..... 3
Changes to Figure 51 ..... 27
Changes to Figure 55 ..... 29
3/2013-Rev. D to Rev. E
Changes to Table 4 .....  7
Added Figure 40, Renumbered Sequentially ..... 19
Changes to Table 10 ..... 20
Changes to Thermal and Supply Considerations Section and Table 21 ..... 27
Updated Outline Dimensions ..... 29
5/2012—Rev. C to Rev. D
Reorganized Layout

$\qquad$ ..... Universal
Changes to Product Title .....  1
Added Companion Products Section; Changes to FeaturesSection and Applications Section 1
Changes to Table 5 .....  9
Change to Figure 8 ..... 11
Added HART Communication Section and Figure 41, Renumbered Sequentially ..... 21
Changes to Industrial, HART Compatible Analog Output
Application Section and Figure 54 ..... 27

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

11/2011—Rev. B to Rev. C

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10

Changes to Table 10 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18 .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 18

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

2/2010—Rev. A to Rev. B

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46

Changes to Figure 46 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23 .....  .....  .....  .....  .....  .....  .....  .....  .....  ..... 23

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

8/2009—Rev. 0 to Rev. A

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description

Changes to Features and General Description .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....  .....

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1

Changes to Table 1 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3 .....  .....  .....  .....  .....  .....  .....  3

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2

Changes to Table 2 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5 .....  .....  .....  .....  .....  ..... 5

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4

Changes to Introduction to Table 4 and to Table 4 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7 .....  .....  .....  .....  .....  .....  7

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5

Added Figure 6, Changes to Figure 5 and Table 5 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8 .....  .....  .....  .....  .....  8

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,

Added Feedback/Monitoring of Output Current Section,    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Including Figure 45 to Figure 47; Renumbered Subsequent    Figures    Figures    Figures    Figures    Figures    Figures    Figures    Figures    Figures    Figures    Figures    Figures .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23 .....  .....  .....  ..... 23

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and

Changes to Thermal and Supply Considerations Section and   Table 21   Table 21   Table 21   Table 21   Table 21   Table 21   Table 21   Table 21   Table 21   Table 21   Table 21   Table 21 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26 .....  .....  ..... 26

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions.

Updated Outline Dimensions. .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28 .....  ..... 28
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide ..... 28 ..... 28 ..... 28 ..... 28 ..... 28 ..... 28 ..... 28 ..... 28 ..... 28 ..... 28 ..... 28 ..... 28
3/2009—Revision 0: Initial Version

## AD5410/AD5420

## SPECIFICATIONS

$\mathrm{AV}_{\mathrm{DD}}=10.8 \mathrm{~V}$ to $26.4 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{REFIN}=5 \mathrm{~V}$ external; $\mathrm{DV} \mathrm{CC}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=300 \Omega$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 1.


| Parameter ${ }^{1}$ | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance <br> Output Current Leakage <br> R3 Resistor Value <br> R3 Resistor Temperature Coefficient (TC) <br> $I_{\text {Bias }}$ Current <br> $I_{\text {BIAS }}$ Current Temperature Coefficient (TC) | $\begin{aligned} & 36 \\ & 399 \end{aligned}$ | 50 60 40 30 444 30 | 44 $489$ | M $\Omega$ <br> pA <br> $\Omega$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | Output disabled $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| REFERENCE INPUT/OUTPUT <br> Reference Input ${ }^{3}$ <br> Reference Input Voltage <br> DC Input Impedance <br> Reference Output <br> Output Voltage <br> Reference TC ${ }^{3,4}$ <br> Output Noise ( 0.1 Hz to 10 Hz$)^{3}$ <br> Noise Spectral Density ${ }^{3}$ <br> Output Voltage Drift vs. Time ${ }^{3}$ <br> Capacitive Load ${ }^{3}$ <br> Load Current ${ }^{3}$ <br> Short-Circuit Current ${ }^{3}$ <br> Load Regulation ${ }^{3}$ | $\begin{aligned} & 4.95 \\ & 25 \\ & 4.995 \end{aligned}$ | 5 30 5.000 1.8 18 100 50 600 5 7 95 | $\begin{aligned} & 5.05 \\ & \\ & 5.005 \\ & 10 \end{aligned}$ | V <br> $\mathrm{k} \Omega$ <br> V <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> $\mu \vee \mathrm{p}-\mathrm{p}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> ppm <br> nF <br> mA <br> mA <br> ppm/mA | For specified performance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> At 10 kHz <br> Drift after 1000 hours, $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |
| DIGITAL INPUTS ${ }^{3}$ <br> Input High Voltage, $\mathrm{V}_{\mathbf{H}}$ <br> Input Low Voltage, $\mathrm{V}_{\text {IL }}$ <br> Input Current <br> Pin Capacitance | 2 -1 | $10$ | $\begin{aligned} & 0.8 \\ & +1 \end{aligned}$ | V <br> V $\mu \mathrm{A}$ pF | JEDEC compliant <br> Per pin <br> Per pin |
| ```DIGITAL OUTPUTS 3 SDO Output Low Voltage, VoL Output High Voltage, VOH High Impedance Leakage Current High Impedance Output Capacitance FAULT Output Low Voltage, VoL Output Low Voltage, VoL Output High Voltage, Voн``` | $\begin{aligned} & \mathrm{DV}_{\mathrm{cc}}-0.5 \\ & -1 \\ & \\ & \\ & 3.6 \end{aligned}$ | 5 $0.6$ | $\begin{array}{r} 0.4 \\ +1 \\ 0.4 \end{array}$ | V <br> V <br> $\mu \mathrm{A}$ <br> pF <br> V <br> V <br> V | Sinking $200 \mu \mathrm{~A}$ <br> Sourcing $200 \mu \mathrm{~A}$ <br> $10 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{DV}_{\mathrm{cc}}$ <br> 2.5 mA load current <br> $10 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{DV}_{\mathrm{cc}}$ |
| POWER REQUIREMENTS <br> $A V_{D D}$ <br> DVcc <br> Input Voltage <br> Output Voltage <br> Output Load Current ${ }^{3}$ <br> Short-Circuit Current ${ }^{3}$ <br> AldD <br> Dlcc <br> Power Dissipation | $\begin{aligned} & 10.8 \\ & 10.8 \\ & 2.7 \end{aligned}$ | 4.5 <br> 5 <br> 20 <br> 144 <br> 50 | 40 <br> 60 <br> 5.5 <br> 3 <br> 4 <br> 1 | V <br> V <br> V <br> V <br> mA <br> mA <br> mA <br> mA <br> mA <br> mW <br> mW | TSSOP package <br> LFCSP package <br> Internal supply disabled <br> DV ${ }_{c c}$ can be overdriven up to 5.5 V <br> Output disabled <br> Output enabled $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=\mathrm{DV}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{GND} \\ & \mathrm{AV}_{\mathrm{DD}}=40 \mathrm{~V}, \text { lout }=0 \mathrm{~mA} \\ & \mathrm{AV}_{\mathrm{DD}}=15 \mathrm{~V}, \text { lout }=0 \mathrm{~mA} \end{aligned}$ |

[^0]
## AD5410/AD5420

## AC PERFORMANCE CHARACTERISTICS

$\mathrm{AV}_{\mathrm{DD}}=10.8 \mathrm{~V}$ to $26.4 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{REFIN}=5 \mathrm{~V}$ external; $\mathrm{DV} \mathrm{CC}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V , RLOAD $=300 \Omega$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter ${ }^{1}$ | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| Output Current Settling Time ${ }^{2}$ |  | 10 |  | $\mu \mathrm{s}$ | 16 mA step, to 0.1\% FSR |
|  |  | 40 |  | $\mu \mathrm{s}$ | 16 mA step, to $0.1 \% \mathrm{FSR}, \mathrm{L}=1 \mathrm{mH}$ |
| AC PSRR |  | -75 |  | dB | $200 \mathrm{mV}, 50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ sine wave superimposed on power supply voltage |

${ }^{1}$ Guaranteed by design and characterization; not production tested.
${ }^{2}$ Digital slew rate control feature disabled and CAP1 = CAP2 $=$ open circuit.

## TIMING CHARACTERISTICS

$\mathrm{AV}_{\mathrm{DD}}=10.8 \mathrm{~V}$ to $26.4 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{REFIN}=5 \mathrm{~V}$ external; $\mathrm{DV} \mathrm{CC}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=300 \Omega$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 3.

| Parameter ${ }^{1,2,3}$ | Limit at $\mathrm{T}_{\text {min, }}$, $\mathrm{Tmax}^{\text {m }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| WRITE MODE |  |  |  |
| $\mathrm{t}_{1}$ | 33 | $n \mathrm{mmin}$ | SCLK cycle time |
| $\mathrm{t}_{2}$ | 13 | $n \mathrm{nmin}$ | SCLK low time |
| $\mathrm{t}_{3}$ | 13 | $n \mathrm{nmin}$ | SCLK high time |
| $\mathrm{t}_{4}$ | 13 | ns min | LATCH delay time |
| $\mathrm{t}_{5}$ | 5 | $\mu \mathrm{s}$ min | LATCH high time |
| $\mathrm{t}_{6}$ | 5 | ns min | Data setup time |
| $\mathrm{t}_{7}$ | 5 | $n \mathrm{nmin}$ | Data hold time |
| $\mathrm{t}_{8}$ | 40 | $n \mathrm{nmin}$ | LATCH low time |
| $\mathrm{t}_{9}$ | 20 | $n \mathrm{nmin}$ | CLEAR pulse width |
| $\mathrm{t}_{10}$ | 5 | $\mu \mathrm{s}$ max | CLEAR activation time |
| READBACK MODE |  |  |  |
| $\mathrm{t}_{11}$ | 90 | $n \mathrm{nmin}$ | SCLK cycle time |
| $\mathrm{t}_{12}$ | 40 | $n \mathrm{mmin}$ | SCLK low time |
| $\mathrm{t}_{13}$ | 40 | $n \mathrm{nmin}$ | SCLK high time |
| $\mathrm{t}_{14}$ | 13 | $n \mathrm{nmin}$ | LATCH delay time |
| $\mathrm{t}_{15}$ | 40 | $n \mathrm{mmin}$ | LATCH high time |
| $\mathrm{t}_{16}$ | 5 | $n \mathrm{nmin}$ | Data setup time |
| $\mathrm{t}_{17}$ | 5 | $n \mathrm{nmin}$ | Data hold time |
| $\mathrm{t}_{18}$ | 40 | $n \mathrm{nmin}$ | LATCH low time |
| $\mathrm{t}_{19}$ | 35 | $n \mathrm{nmax}$ | Serial output delay time ( $\left.\mathrm{C}_{\text {LSDO }}=50 \mathrm{pF}\right)^{4}$ |
| $\mathrm{t}_{20}$ | 35 | ns max | LATCH rising edge to SDO tristate |
| DAISY-CHAIN MODE |  |  |  |
| $\mathrm{t}_{21}$ | 90 | $n \mathrm{nmin}$ | SCLK cycle time |
| $\mathrm{t}_{22}$ | 40 | $n \mathrm{nsmin}$ | SCLK low time |
| $\mathrm{t}_{23}$ | 40 | ns min | SCLK high time |
| $\mathrm{t}_{24}$ | 13 | ns min | LATCH delay time |
| $\mathrm{t}_{25}$ | 40 | ns min | LATCH high time |
| $\mathrm{t}_{26}$ | 5 | $n \mathrm{nmin}$ | Data setup time |
| $\mathrm{t}_{27}$ | 5 | $n \mathrm{nmin}$ | Data hold time |
| $\mathrm{t}_{28}$ | 40 | $n \mathrm{nmin}$ | LATCH low time |
| $\mathrm{t}_{29}$ | 35 | $n \mathrm{nmax}$ | Serial output delay time ( $\left.\mathrm{C}_{\text {LSDO }}=50 \mathrm{pF}\right)^{4}$ |

[^1]

Figure 2. Write Mode Timing Diagram


Figure 3. Readback Mode Timing Diagram


Figure 4. Daisy-Chain Mode Timing Diagram

## AD5410/AD5420

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. Transient currents of up to 80 mA do not cause SCR latch-up.

Table 4.

| Parameter | Rating |
| :---: | :---: |
| AV $\mathrm{DD}^{\text {to }}$ GND | -0.3 V to +60 V |
| DVcc to GND | -0.3 V to +7 V |
| Digital Inputs to GND | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } \mathrm{DV}_{\mathrm{cc}}+0.3 \mathrm{~V} \text { or }+7 \mathrm{~V} \\ & \text { (whichever is less) } \end{aligned}$ |
| Digital Outputs to GND | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } \mathrm{DV}_{\mathrm{cc}}+0.3 \mathrm{~V} \text { or }+7 \mathrm{~V} \\ & \text { (whichever is less) } \end{aligned}$ |
| REFIN, REFOUT to GND | -0.3 V to +7 V |
| lout to GND | -0.3 V to AV DD |
| Operating Temperature Range Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{1}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature (T, max) | $125^{\circ} \mathrm{C}$ |
| 24-Lead TSSOP_EP Package |  |
| Thermal Impedance, $\theta_{\mathrm{JA}}$ | $35^{\circ} \mathrm{C} / \mathrm{W}^{2}$ |
| Thermal Impedance, $\theta_{\text {ı }}$ | $9^{\circ} \mathrm{C} / \mathrm{W}$ |
| 40-Lead LFCSP Package |  |
| Thermal Impedance, $\theta_{\mathrm{JA}}$ | $33^{\circ} \mathrm{C} / \mathrm{W}^{2}$ |
| Thermal Impedance, $\theta_{\text {〕c }}$ | $4^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power Dissipation | ( $\mathrm{T}_{\prime} \mathrm{max}-\mathrm{T}_{\mathrm{A}}$ ) $/ \theta_{\mathrm{JA}}$ |
| Lead Temperature | JEDEC industry standard |
| Soldering | J-STD-020 |

[^2]Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. TSSOP Pin Configuration


Figure 6. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

| TSSOP Pin No. | LFCSP Pin No. | Mnemonic | Description |
| :--- | :--- | :--- | :--- |
| $1,4,5,11,12$ | $3,4,12$ to 15,37 | GND <br> 2 | 29 | | DV |
| :--- |
| 3 |


| TSSOP Pin No. | LFCSP Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 18 | 25 | R3sense | The voltage measured between this pin and the BOOST pin is directly proportional to the output current and can be used as a monitor/feedback feature. This should be used as a voltage sense output only; current should not be sourced from this pin. See the AD5410/AD5420 Features section. |
| 19 | 26 | lout | Current Output Pin. |
| 20 | 27 | BOOST | Optional External Transistor Connection. Connecting an external transistor reduces the power dissipated in the AD5410/AD5420. See the AD5410/AD5420 Features section. |
| 21 | 28 | CAP1 | Connection for Optional Output Filtering Capacitor. See the AD5410/AD5420 Features section. |
| 22 | 29 | CAP2 | Connection for Optional Output Filtering Capacitor. See the AD5410/AD5420 Features section. Also HART Input Connection, see Device Features Section. |
| 24 | 36 | $\mathrm{AV}_{\text {DD }}$ | Positive Analog Supply Pin. Voltage ranges from 10.8 V to 40 V . |
| 25 (EPAD) | 41 (EPAD) | Exposed pad | The exposed pad must be connected to the ground reference. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Integral Nonlinearity Error vs. Code


Figure 8. Differential Nonlinearity Error vs. Code


Figure 9. Total Unadjusted Error vs. Code


Figure 10. Integral Nonlinearity Error vs. Temperature, Internal RSET


Figure 11. Integral Nonlinearity Error vs. Temperature, External RSET


Figure 12. Differential Nonlinearity Error vs. Temperature


Figure 13. Total Unadjusted Error vs. Temperature


Figure 14. Offset Error vs. Temperature


Figure 15. Gain Error vs. Temperature


Figure 16. Integral Nonlinearity Error vs. AV $V_{D D,}$ External $R_{S E T}$


Figure 17. Integral Nonlinearity Error vs. AV $V_{D D}$ Internal RSET


Figure 18. Differential Nonlinearity Error vs. AVDD, External RSET


Figure 19. Differential Nonlinearity Error vs. AV ${ }_{D D}$, Internal RSET


Figure 20. Total Unadjusted Error vs. AV ${ }_{D D}$, External RSET


Figure 21. Total Unadjusted Error vs. AVDD, Internal RSET


Figure 22. Compliance Voltage Headroom vs. Temperature


Figure 23. Output Current vs. Time on Power-Up


Figure 24. Output Current vs. Time on Output Enable


Figure 25. Dlcc vs. Logic Input Voltage


Figure 26. $A I_{D D}$ vs. $A V_{D D}$


Figure 27. DVcc Output Voltage vs. Load Current


Figure 28. Reference Turn-on Transient


Figure 29. Reference Noise ( 0.1 Hz to 10 Hz Bandwidth)


Figure 30. Reference Noise ( 100 kHz Bandwidth)


Figure 31. Output Leakage Current vs. Compliance Voltage


Figure 32. Reference Output Voltage vs. Temperature


Figure 33. Reference Temperature Coefficient Histogram


Figure 34. Reference Output Voltage vs. Load Current


Figure 35. Digital-to-Analog Glitch


Figure 36.4 mA to 20 mA Output Current Step

## TERMINOLOGY

## Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation, in \% FSR, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot is shown in Figure 7.

## Differential Nonlinearity (DNL)

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 8.

## Total Unadjusted Error (TUE)

Total unadjusted error (TUE) is a measure of the output error taking all the various errors into account, namely INL error, offset error, gain error, and output drift over supplies and temperature. TUE is expressed in \% FSR. A typical TUE vs. code plot can be seen in Figure 9.

## Monotonicity

A DAC is monotonic if the output either increases or remains constant for increasing digital input code. The AD5410/AD5420 are monotonic over their full operating temperature range.

## Full-Scale Error

Full-scale error is a measure of the output error when full-scale code is loaded to the data register. Ideally, the output should be full-scale - 1 LSB. Full-scale error is expressed as a percentage of the full-scale range (\% FSR).

## Full-Scale Error Temperature Coefficient (TC)

This is a measure of the change in full-scale error with changes in temperature. Full-scale error TC is expressed in $\mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$.

## Gain Error

This is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed in \% FSR. A plot of gain error vs. temperature can be seen in Figure 15.

## Gain Error Temperature Coefficient (TC)

This is a measure of the change in gain error with changes in temperature. Gain error TC is expressed in $\mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$.

## Current Loop Compliance Voltage

This is the maximum voltage at the Iout pin for which the output current is equal to the programmed value.

## Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the power supply voltage.
Voltage Reference Temperature Coefficient (TC) Voltage reference TC is a measure of the change in the reference output voltage with a change in temperature. The voltage reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output over a given temperature range, expressed in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ as follows:

$$
T C=\left[\frac{V_{\text {REFmax }}-V_{\text {REFmin }}}{V_{\text {REFnom }} \times \text { TempRange }}\right] \times 10^{6}
$$

where:
$V_{\text {REFmax }}$ is the maximum reference output measured over the total temperature range.
$V_{\text {REFmin }}$ is the minimum reference output measured over the total temperature range.
$V_{\text {REFnom }}$ is the nominal reference output voltage, 5 V .
TempRange is the specified temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Reference Load Regulation

Load regulation is the change in reference output voltage due to a specified change in load current. It is expressed in $\mathrm{ppm} / \mathrm{mA}$.

## THEORY OF OPERATION

The AD5410/AD5420 are precision digital-to-current loop output converters designed to meet the requirements of industrial process control applications. They provide a high precision, fully integrated, low cost single-chip solution for generating current loop outputs. The current ranges available are 0 mA to $20 \mathrm{~mA}, 0 \mathrm{~mA}$ to 24 mA , and 4 mA to 20 mA . The desired output configuration is user selectable via the control register.

## ARCHITECTURE

The DAC core architecture of the AD5410/AD5420 consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 37. The four MSBs of the 12-bit or 16-bit data-word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of 15 matched resistors to either ground or the reference buffer output. The remaining $8 / 12$ bits of the dataword drive Switch S0 to Switch S7 or Switch S0 to Switch S11 of an 8-/12-bit voltage mode R-2R ladder network.


Figure 37. DAC Ladder Structure
The voltage output from the DAC core is converted to a current (see Figure 38) that is then mirrored to the supply rail so that the application simply sees a current source output with respect to ground.


Figure 38. Voltage-to-Current Conversion Circuitry

## SERIAL INTERFACE

The AD5410/AD5420 are controlled over a versatile 3-wire serial interface that operates at clock rates of up to 30 MHz . They are compatible with SPI, QSPI, MICROWIRE, and DSP standards.

## Input Shift Register

The input shift register is 24 bits wide. Data is loaded into the device MSB first as a 24 -bit word under the control of a serial clock input, SCLK. Data is clocked in on the rising edge of

SCLK. The input shift register consists of eight address bits and 16 data bits, as shown in Table 6. The 24 -bit word is unconditionally latched on the rising edge of LATCH. Data continues to be clocked in irrespective of the state of LATCH. On the rising edge of LATCH, the data that is present in the input shift register is latched; that is, the last 24 bits to be clocked in before the rising edge of LATCH is the data that is latched. The timing diagram for this operation is shown in Figure 2.

## Standalone Operation

The serial interface works with both a continuous and noncontinuous SCLK. A continuous SCLK source can be used only if LATCH is taken high after the correct number of data bits has been clocked in. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and LATCH must be taken high after the final clock to latch the data. The first rising edge of SCLK that clocks in the MSB of the dataword marks the beginning of the write cycle. Exactly 24 rising clock edges must be applied to SCLK before LATCH is brought high. If LATCH is brought high before the $24^{\text {th }}$ rising SCLK edge, the data written is invalid. If more than 24 rising SCLK edges are applied before LATCH is brought high, the input data is also invalid.

Table 6. Input Shift Register Format
MSB

| DB23 to DB16 | DB15 to DB0 |
| :---: | :---: |
| Address byte | Data-word |

Table 7. Address Byte Functions

| Address Byte | Function |
| :--- | :--- |
| 00000000 | No operation (NOP) |
| 00000001 | Data register |
| 00000010 | Readback register value as per read address <br> (see Table 8) |
| 01010101 | Control register |
| 01010110 | Reset register |

## Daisy-Chain Operation

For systems that contain several devices, the SDO pin can be used to daisy-chain several devices together, as shown in Figure 39. This daisy-chain mode can be useful in system diagnostics and in reducing the number of serial interface lines. Daisy-chain mode is enabled by setting the DCEN bit of the control register. The first rising edge of SCLK that clocks in the MSB of the dataword marks the beginning of the write cycle. SCLK is continuously applied to the input shift register. If more than 24 clock pulses are applied, the data ripples out of the input shift register and appears on the SDO line. This data, having been clocked out on the previous falling SCLK edge, is valid on the rising edge of SCLK. By connecting the SDO of the first device to the SDIN input of the next device in the chain, a multidevice interface is constructed. Each device in the system requires 24 clock pulses.

Therefore, the total number of clock cycles must equal $24 \times \mathrm{N}$, where N is the total number of AD5410/AD5420 devices in the chain. When the serial transfer to all devices is complete, LATCH is taken high. This latches the input data in each device in the daisy chain. The serial clock can be a continuous or a gated clock.
A continuous SCLK source can be used only if LATCH is taken high after the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and LATCH must be taken high after the final clock to latch the data. See Figure 4 for a timing diagram.


Figure 39. Daisy Chaining the AD5410/AD5420

## Readback Operation

Readback mode is invoked by setting the address byte and read address as shown in Table 9 and Table 8 when writing to the input shift register. The next write to the AD5410/AD5420 should be a NOP command, which clocks out the data from the previously addressed register, as shown in Figure 3. By default, the SDO pin is disabled. After having addressed the AD5410/ AD5420 for a read operation, a rising edge on LATCH enables the SDO pin in anticipation of data being clocked out. After the data has been clocked out on SDO, a rising edge on LATCH disables (tristate) the SDO pin once again. To read back the data register, for example, the following sequence should be implemented:

1. Write $0 \times 020001$ to the AD5410/AD5420 input shift register. This configures the part for read mode with the data register selected.
2. Follow this with a second write, a NOP condition, $0 x 000000$. During this write, the data from the data register is clocked out on the SDO line.

Table 8. Read Address Decoding

| Read Address | Function |
| :--- | :--- |
| 00 | Read status register |
| 01 | Read data register |
| 10 | Read control register |

Table 9. Input Shift Register Contents for a Read Operation

| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 to DB2 | DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $X^{1}$ | Read address |  |

[^3]

Figure 40. Programming Sequence to Write/Enable the Output Correctly

## POWER-ON STATE

Upon power-on of the AD5410/AD5420, the power-on reset circuit ensures that all registers are loaded with zero code. As such, the output is disabled (tristate). Also upon power-on, internal calibration registers are read, and the data is applied to internal calibration circuitry. For a reliable read operation, there must be sufficient voltage on the $A V_{D D}$ supply when the read event is triggered by the $\mathrm{DV}_{\mathrm{CC}}$ power supply powering up. Powering up the $D V_{C C}$ supply after the $A V_{D D}$ supply has reached at least 5 V ensures this. If $D V_{C C}$ and $A V_{D D}$ are powered up simultaneously, then the supplies should be powered up at a rate greater than, typically, $5000 \mathrm{~V} / \mathrm{sec}$. If the internal $\mathrm{DV}_{\mathrm{CC}}$ is enabled, the supplies should be powered up at a rate greater than, typically, $2000 \mathrm{~V} / \mathrm{sec}$. If this cannot be achieved, simply issue a reset command to the AD5410/AD5420 after power-on. This performs a power-on reset event, reading the calibration registers and ensuring specified operation of the AD5410/AD5420. To ensure correct calibration and to allow the internal reference to settle to its correct trim value, $40 \mu$ s should be allowed after a successful power on reset.

## TRANSFER FUNCTION

For the 0 mA to $20 \mathrm{~mA}, 0 \mathrm{~mA}$ to 24 mA , and 4 mA to 20 mA current output ranges, the output current is respectively expressed as

$$
\begin{aligned}
& I_{\text {OUT }}=\left[\frac{20 \mathrm{~mA}}{2^{N}}\right] \times D \\
& I_{\text {OUT }}=\left[\frac{24 \mathrm{~mA}}{2^{N}}\right] \times D \\
& I_{\text {OUT }}=\left[\frac{16 \mathrm{~mA}}{2^{N}}\right] \times D+4 \mathrm{~mA}
\end{aligned}
$$

where:
$D$ is the decimal equivalent of the code loaded to the DAC. $N$ is the bit resolution of the DAC.

## DATA REGISTER

The data register is addressed by setting the address byte of the input shift register to 0 x 01 . The data to be written to the data register is entered in Position DB15 to Position DB4 for the AD5410 and in Position DB15 to Position DB0 for the AD5420, as shown in Table 12 and Table 13, respectively.

## CONTROL REGISTER

The control register is addressed by setting the address byte of the input shift register to $0 \times 55$. The data to be written to the control register is entered in Position DB15 to Position DB0, as shown in Table 14. The control register bit functions are described in Table 10.

Table 10. Control Register Bit Functions

| Bit | Description |
| :--- | :--- |
| REXT | Setting this bit selects the external current setting <br> resistor. See the AD5410/AD5420 Features section <br> for further details. When using an external current <br> setting resistor, it is recommended to only set REXT <br> when also setting the OUTEN bit. Alternately, REXT <br> can be set before the OUTEN bit is set, but the range <br> (see Table 11) must be changed on the write in which <br> the output is enabled. See Figure 40 for best practice. <br> Output enable. This bit must be set to enable the <br> output. <br> Digital slew rate control. See the AD5410/AD5420 |
| OUTEN |  |
| SR Clock | Features section. <br> Digital slew rate control. See the AD5410/AD5420 <br> Features section. |
| SREN | Digital slew rate control enable. <br> DCEN |
| Daisy-chain enable. |  |
| R2, R1, R0 | Output range select. See Table 11. |

Table 11. Output Range Options

| R2 | R1 | R0 | Output Range Selected |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 4 mA to 20 mA current range |
| 1 | 1 | 0 | 0 mA to 20 mA current range |
| 1 | 1 | 1 | 0 mA to 24 mA current range |

Table 12. Programming the AD5410 Data Register
MSB

| DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

${ }^{1} \mathrm{X}=$ don't care.
Table 13. Programming the AD5420 Data Register


Table 14. Programming the Control Register


## RESET REGISTER

The reset register is addressed by setting the address byte of the input shift register to $0 \times 56$. The reset register contains a single reset bit at Position DB0, as shown in Table 16. Writing a logic high to this bit performs a reset operation, restoring the part to its power-on state.

## STATUS REGISTER

The status register is a read-only register. The status register bit functionality is shown in Table 15 and Table 17.

Table 16. Programming the Reset Register


Table 17. Decoding the Status Register
MSB

| DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## AD5410/AD5420 FEATURES

## FAULT ALERT

The AD5410/AD5420 are equipped with a $\overline{\text { FAULT }}$ pin, which is an open-drain output allowing several AD5410/AD5420 devices to be connected together to one pull-up resistor for global fault detection. The $\overline{\text { FAULT }}$ pin is forced active by any one of the following fault scenarios:

- The voltage at Iout attempts to rise above the compliance range, due to an open-loop circuit or insufficient power supply voltage. The Iout current is controlled by a PMOS transistor and internal amplifier, as shown in Figure 38. The internal circuitry that develops the fault output avoids using a comparator with window limits because this requires an actual output error before the $\overline{\text { FAULT }}$ output becomes active. Instead, the signal is generated when the internal amplifier in the output stage has less than approximately 1 V of remaining drive capability (when the gate of the output PMOS transistor nearly reaches ground). Thus, the $\overline{\text { FAULT }}$ output activates slightly before the compliance limit is reached. Because the comparison is made within the feedback loop of the output amplifier, the output accuracy is maintained by its open-loop gain and an output error does not occur before the $\overline{\mathrm{FAULT}}$ output becomes active.
- If the core temperature of the AD5410/AD5420 exceeds approximately $150^{\circ} \mathrm{C}$.
The Iout fault and overtemp bits of the status register are used in conjunction with the $\overline{\text { FAULT }}$ pin to inform the user which fault condition caused the $\overline{\text { FAULT }}$ pin to be asserted. See Table 17 and Table 15.


## ASYNCHRONOUS CLEAR (CLEAR)

CLEAR is an active high clear that clears the current output to the bottom of its programmed range. It is necessary to maintain CLEAR high for a minimum amount of time (see Figure 2) to complete the operation. When the CLEAR signal is returned low, the output remains at the cleared value. The preclear value can be restored by pulsing the LATCH signal low without clocking any data. A new value cannot be programmed until the CLEAR pin is returned low.

## INTERNAL REFERENCE

The AD5410/AD5420 contain an integrated +5 V voltage reference with initial accuracy of $\pm 5 \mathrm{mV}$ maximum and a temperature drift coefficient of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum. The reference voltage is buffered and externally available for use elsewhere within the system. See Figure 34 for a load regulation graph of the integrated reference.

## EXTERNAL CURRENT SETTING RESISTOR

In Figure 38, $\mathrm{R}_{\text {set }}$ is an internal sense resistor as part of the voltage-to-current conversion circuitry. The stability of the output current over temperature is dependent on the stability of the value of Rset. An external precision $15 \mathrm{k} \Omega$ low drift resistor can be connected from the $\mathrm{R}_{\text {SET }}$ pin of the AD5410/AD5420 to ground; this improves the overall performance of the AD5410/ AD5420. The external resistor is selected via the control register. See Table 14.

## DIGITAL POWER SUPPLY

By default, the DVcc pin accepts a power supply of 2.7 V to 5.5 V. Alternatively, via the $\mathrm{DV}_{\mathrm{CC}}$ SELECT pin, an internal 4.5 V power supply can be output on the $\mathrm{DV}_{\mathrm{CC}}$ pin for use as a digital power supply for other devices in the system or as a termination for pull-up resistors. This facility offers the advantage of not having to bring a digital supply across an isolation barrier. The internal power supply is enabled by leaving the DVCC SELECT pin unconnected. To disable the internal supply, DV cc SELECT should be tied to 0 V . DVCC is capable of supplying up to 5 mA of current. See Figure 27 for a load regulation graph.

## EXTERNAL BOOST FUNCTION

The addition of an external boost transistor, as shown in Figure 41, reduces the power dissipated in the AD5410/AD5420 by reducing the current flowing in the on-chip output transistor (dividing it by the current gain of the external circuit). A discrete NPN transistor with a breakdown voltage, $\mathrm{BV}_{\text {CEO, }}$ greater than 40 V can be used.
The external boost capability allows the AD5410/AD5420 to be used at the extremes of the supply voltage, load current, and temperature range. The boost transistor can also be used to reduce the amount of temperature-induced drift in the part. This minimizes the temperature-induced drift of the on-chip voltage reference, which improves drift and linearity.


Figure 41. External Boost Configuration

## HART COMMUNICATION

The AD5410/AD5420 contain a CAP2 pin, into which a HART signal can be coupled. The HART signal appears on the current output if the output is enabled. To achieve a 1 mA p -p current, the signal amplitude at the CAP2 pin must be 48 mV p-p. Assuming that the modem output amplitude is 500 mV p-p, its output must be attenuated by $500 / 48=10.42$. If this voltage is used, the current output should meet the HART amplitude specifications. Figure 42 shows the recommended circuit for attenuating and coupling in the HART signal.


In determining the absolute values of the capacitors, ensure that the FSK output from the modem is passed undistorted. Thus, the bandwidth presented to the modem output signal must pass 1200 Hz and 2200 Hz frequencies. The recommended values are $\mathrm{C} 1=2.2 \mathrm{nF}$ and $\mathrm{C} 2=22 \mathrm{nF}$. Digitally controlling the slew rate of the output is necessary to meet the analog rate of change requirements for HART.

## DIGITAL SLEW RATE CONTROL

The slew rate control feature of the AD5410/AD5420 allows the user to control the rate at which the output current changes. With the slew rate control feature disabled, the output current changes at a rate of approximately 16 mA in $10 \mu \mathrm{~s}$ (see Figure 36). This varies with load conditions. To reduce the slew rate, enable the slew rate control feature. With the feature enabled via the SREN bit of the control register (see Table 14), the output, instead of slewing directly between two values, steps digitally at a rate defined by two parameters accessible via the control register, as shown in Table 14. The parameters are SR clock and SR step. SR clock defines the rate at which the digital slew is updated, SR step defines by how much the output value changes at each update. Both parameters together define the rate of change of the output current. Table 18 and Table 19 outline the range of values for both the SR clock and SR step parameters. Figure 43 shows the output current changing for ramp times of 10 ms , 50 ms , and 100 ms .

Table 18. Slew Rate Update Clock Values

| SR Clock | Update Clock Frequency (Hz) |
| :--- | :--- |
| 0000 | 257,730 |
| 0001 | 198,410 |
| 0010 | 152,440 |
| 0011 | 131,580 |
| 0100 | 115,740 |
| 0101 | 69,440 |
| 0110 | 37,590 |
| 0111 | 25,770 |
| 1000 | 20,160 |
| 1001 | 16,030 |
| 1010 | 10,290 |
| 1011 | 8280 |
| 1100 | 6900 |
| 1101 | 5530 |
| 1110 | 4240 |
| 1111 | 3300 |

Table 19. Slew Rate Step Size Options


Figure 43. Output Current Slewing Under Control of the Digital Slew Rate Control Feature

The time it takes for the output current to slew over a given output range can be expressed as follows:

Slew Time $=$
Output Change
(1)

Step Size $\times$ Update Clock Frequency $\times$ LSB Size
where:
Slew Time is expressed in seconds.
Output Change is expressed in amps.
When the slew rate control feature is enabled, all output changes change at the programmed slew rate. If the CLEAR pin is asserted, the output slews to the zero-scale value at the programmed slew rate. The output can be halted at its current
value with a write to the control register. To avoid halting the output slew, the slew active bit can be read to check that the slew has completed before writing to any of the AD5410/ AD5420 registers (see Table 17). The update clock frequency for any given value is the same for all output ranges. The step size, however, varies across output ranges for a given value of step size because the LSB size is different for each output range.
Table 20 shows the range of programmable slew times for a fullscale change on any of the output ranges. The values in Table 20 were obtained using Equation 1. The digital slew rate control feature results in a staircase formation on the current output, as shown in Figure 47. Figure 47 also shows how the staircase can be removed by connecting capacitors to the CAP1 and CAP2 pins, as described in the Iout Filtering Capacitors section.

Table 20. Programmable Slew Time Values in Seconds for a Full-Scale Change on Any Output Range

| Update Clock Frequency (Hz) | Step Size (LSBs) |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{4}$ | $\mathbf{8}$ | $\mathbf{1 6}$ | $\mathbf{3 2}$ | $\mathbf{6 4}$ | $\mathbf{1 2 8}$ |
| 257,730 | 0.25 | 0.13 | 0.06 | 0.03 | 0.016 | 0.008 | 0.004 | 0.0020 |
| 198,410 | 0.33 | 0.17 | 0.08 | 0.04 | 0.021 | 0.010 | 0.005 | 0.0026 |
| 152,440 | 0.43 | 0.21 | 0.11 | 0.05 | 0.027 | 0.013 | 0.007 | 0.0034 |
| 131,580 | 0.50 | 0.25 | 0.12 | 0.06 | 0.031 | 0.016 | 0.008 | 0.0039 |
| 115,740 | 0.57 | 0.28 | 0.14 | 0.07 | 0.035 | 0.018 | 0.009 | 0.0044 |
| 69,440 | 0.9 | 0.47 | 0.24 | 0.12 | 0.06 | 0.03 | 0.015 | 0.007 |
| 37,590 | 1.7 | 0.87 | 0.44 | 0.22 | 0.11 | 0.05 | 0.03 | 0.014 |
| 25,770 | 2.5 | 1.3 | 0.64 | 0.32 | 0.16 | 0.08 | 0.04 | 0.020 |
| 20,160 | 3.3 | 1.6 | 0.81 | 0.41 | 0.20 | 0.10 | 0.05 | 0.025 |
| 16,030 | 4.1 | 2.0 | 1.0 | 0.51 | 0.26 | 0.13 | 0.06 | 0.03 |
| 10,290 | 6.4 | 3.2 | 1.6 | 0.80 | 0.40 | 0.20 | 0.10 | 0.05 |
| 8280 | 7.9 | 4.0 | 2.0 | 1.0 | 0.49 | 0.25 | 0.12 | 0.06 |
| 6900 | 9.5 | 4.8 | 2.4 | 1.2 | 0.59 | 0.30 | 0.15 | 0.07 |
| 5530 | 12 | 5.9 | 3.0 | 1.5 | 0.74 | 0.37 | 0.19 | 0.09 |
| 4240 | 15 | 7.7 | 3.9 | 1.9 | 0.97 | 0.48 | 0.24 | 0.12 |
| 3300 | 20 | 9.9 | 5.0 | 2.5 | 1.24 | 0.62 | 0.31 | 0.16 |

## Iout FILTERING CAPACITORS

Capacitors can be placed between CAP1 and AV ${ }_{\text {DD }}$, and CAP2 and $A V_{\text {DD }}$, as shown in Figure 44.


Figure 44. Iout Filtering Capacitors
The capacitors form a filter on the current output circuitry, as shown in Figure 45, reducing the bandwidth and the slew rate of the output current. Figure 46 shows the effect the capacitors have on the slew rate of the output current. To achieve significant reductions in the rate of change, very large capacitor values are required, which may not be suitable in some applications. In this case, the digital slew rate control feature should be used. The capacitors can be used in conjunction with the digital slew rate control feature as a means of smoothing out the steps caused by the digital code increments, as shown in Figure 47.


Figure 45. Iout Filter Circuitry


Figure 46. Slew Controlled 4 mA to 20 mA Output Current Step Using External Capacitors on the CAP1 and CAP2 Pins


Figure 47. Smoothing Out the Steps Caused by the Digital Slew Rate Control Feature

## FEEDBACK/MONITORING OF OUTPUT CURRENT

For feedback or monitoring of the output current value, a sense resistor can be placed in series with the Iout output pin and the voltage drop across it measured. As well as being an additional component, the resistor increases the compliance voltage required. An alternative method is to use a resistor that is already in place. R3 is such a resistor and is internal to the AD5410/AD5420, as shown in Figure 48. By measuring the voltage between the R3 sENSE and BOOST pins, the value of the output current can be calculated as follows:

$$
\begin{equation*}
I_{O U T}=\frac{V_{R 3}}{R 3}-I_{B I A S} \tag{2}
\end{equation*}
$$

where:
$V_{R 3}$ is the voltage drop across R 3 measured between the $\mathrm{R} 3_{\text {SENSE }}$ and BOOST pins.
$I_{B I A S}$ is a constant bias current flowing through R3 with a typical value of $444 \mu \mathrm{~A}$.
$R 3$ is the resistance value of resistor R3 with a typical value of $40 \Omega$.


Figure 48. Structure of Current Output Circuit

R3 and $I_{\text {bias }}$ both have a tolerance of $\pm 10 \%$ and a temperature coefficient of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Connecting to $\mathrm{R} 3_{\text {sense }}$ rather than $A V_{D D}$ avoids incorporating into R3 internal metal connections that have large temperature coefficients and result in large errors. See Figure 49 for a plot of R3 vs. ambient temperature and Figure 50 for a plot of R3 vs. output current.


Figure 49. R3 Resistor Value vs. Temperature


Figure 50. R3 Resistor Value vs. Iout

To eliminate errors due to the tolerances of R3 and $\mathrm{I}_{\mathrm{Bias}}$, a twomeasurement calibration can be performed as the following example illustrates:

1. Program code $0 \times 1000$ and measure Iout and $V_{R 3}$. In this example, the measured values are
$\mathrm{I}_{\text {out }}=1.47965 \mathrm{~mA}$
$\mathrm{V}_{\mathrm{R} 3}=79.55446 \mathrm{mV}$
2. Program Code $0 x F 000$ and measure Iout and $V_{R 3}$ again. The measured values this time are

$$
\begin{aligned}
& \text { Iout }=22.46754 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{R} 3}=946.39628 \mathrm{mV}
\end{aligned}
$$

Using this information and Equation 2, two simultaneous equations can be generated from which the values of R3 and $\mathrm{I}_{\text {BIAS }}$ can be calculated as follows:

$$
\begin{aligned}
& I_{\text {OUT }}=\frac{V_{R 3}}{R 3}-I_{\text {BIAS }} \\
& \Rightarrow I_{B I A S}=\frac{V_{R 3}}{R 3}-I_{\text {OUT }}
\end{aligned}
$$

Simultaneous Equation 1

$$
I_{B A S}=\frac{0.07955446}{R 3}-0.00147965
$$

Simultaneous Equation 2

$$
I_{\text {BIAS }}=\frac{0.94639628}{R 3}-0.02246754
$$

From these two equations,

$$
R 3=41.302 \Omega \text { and } I_{B I A S}=446.5 \mu \mathrm{~A}
$$

And Equation 2 becomes

$$
I_{\text {OUT }}=\frac{V R 3}{41.302}-446.5 \mu \mathrm{~A}
$$

## APPLICATIONS INFORMATION

## DRIVING INDUCTIVE LOADS

When driving inductive or poorly defined loads, connect a $0.01 \mu \mathrm{~F}$ capacitor between Iout and GND. This ensures stability with loads beyond 50 mH . There is no maximum capacitance limit. The capacitive component of the load may cause slower settling. Alternatively, the capacitor can be connected from CAP1 and/or CAP2 to $A V_{D D}$ to reduce the slew rate of the current. The digital slew rate control feature may also prove useful in this situation.

## TRANSIENT VOLTAGE PROTECTION

The AD5410/AD5420 contain ESD protection diodes that prevent damage from normal handling. The industrial control environment can, however, subject I/O circuits to much higher transients. To protect the AD5410/AD5420 from excessively high voltage transients, external power diodes and a surge current limiting resistor may be required, as shown in Figure 51. The constraint on the resistor value is that during normal operation, the output level at Iout must remain within its voltage compliance limit of $A V_{D D}-2.5 \mathrm{~V}$, and the two protection diodes and resistor must have appropriate power ratings. Further protection can be provided with transient voltage suppressors (TVS), or transorbs. These are available as both unidirectional suppressors (protect against positive high voltage transients) and bidirectional suppressors (protect against both positive and negative high voltage transients) and are available in a wide range of standoff and breakdown voltage ratings. It is recommended that all field connected nodes be protected.


Figure 51. Output Transient Voltage Protection

## LAYOUT GUIDELINES

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board (PCB) on which the AD5410/AD5420 are mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board. If the AD5410/AD5420 are in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device.

The AD5410/AD5420 should have ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on each supply, located as close to the package as possible, ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. The $0.1 \mu \mathrm{~F}$

## AD5410/AD5420

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD5410/AD5420 is via a serial bus that uses a protocol compatible with microcontrollers and DSP processors. The communication channel is a 3-wire (minimum) interface consisting of a clock signal, a data signal, and a latch signal. The AD5410/AD5420 require a 24 -bit data-word with data valid on the rising edge of SCLK.
For all interfaces, the DAC output update is initiated on the rising edge of LATCH. The contents of the registers can be read using the readback function.

## THERMAL AND SUPPLY CONSIDERATIONS

The AD5410/AD5420 are designed to operate at a maximum junction temperature of $125^{\circ} \mathrm{C}$. It is important that the device not be operated under conditions that cause the junction temperature to exceed this value. Excessive junction temperature can occur if the AD5410/AD5420 are operated from the maximum $A V_{D D}$, while driving the maximum current $(24 \mathrm{~mA})$ directly to ground. In this case, the ambient temperature should be controlled or $A V_{D D}$ should be reduced.

At the maximum ambient temperature of $85^{\circ} \mathrm{C}$, the 24 -lead TSSOP can dissipate 1.14 W , and the 40-Lead LFCSP can dissipate 1.21 W .
To ensure that the junction temperature does not exceed $125^{\circ} \mathrm{C}$ while driving the maximum current of 24 mA directly into ground (also adding an on-chip current of 4 mA ), $A V_{\mathrm{DD}}$ should be reduced from the maximum rating to ensure that the package is not required to dissipate more power than previously stated (see Table 21, Figure 53, and Figure 54).


Figure 53. Maximum Power Dissipation vs. Ambient Temperature


Figure 54. Maximum Supply Voltage vs. Ambient Temperature

Table 21. Thermal and Supply Considerations

| Consideration | TSSOP | LFCSP |
| :--- | :--- | :--- |
| Maximum Allowed Power <br> Dissipation When Operating at an <br> Ambient Temperature of $85^{\circ} \mathrm{C}$ | $\frac{T_{J} \max -T_{A}}{\theta_{J A}}=\frac{125-85}{35}=1.14 \mathrm{~W}$ | $\frac{T_{J} \max -T_{A}}{\theta_{J A}}=\frac{125-85}{33}=1.21 \mathrm{~W}$ |
| Maximum Allowed Ambient <br> Temperature When Operating <br> from a Supply of $40 \mathrm{~V} / 60 \mathrm{~V}$ and <br> Driving 24 mA Directly to Ground | $T_{J} \max -P_{D} \times \theta_{J A}=125-(40 \times 0.028) \times 35=86^{\circ} \mathrm{C}$ | $T_{J} m a x-P_{D} \times \theta_{J A}=125-(60 \times 0.028) \times 33=70^{\circ} \mathrm{C}$ |
| Maximum Allowed Supply Voltage <br> When Operating at an Ambient <br> Temperature of $85^{\circ} \mathrm{C}$ and Driving <br> 24 mA Directly to Ground | $\frac{T_{J} \max -T_{A}}{A I_{D D} \times \theta_{J A}}=\frac{125-85}{0.028 \times 35}=40 \mathrm{~V}$ | $\frac{T_{J} m a x-T_{A}}{A I_{D D} \times \theta_{J A}}=\frac{125-85}{0.028 \times 33}=43 \mathrm{~V}$ |

## INDUSTRIAL, HART COMPATIBLE ANALOG OUTPUT APPLICATION

Many industrial control applications have requirements for accurately controlled current output signals, and the AD5410/ AD5420 are ideal for such applications. Figure 55 shows the AD5410/AD5420 in a circuit design for an output module specifically for use in an industrial control application. The design provides for a HART-enabled current output, with the HART capability provided by the AD5700/AD5700-1 HART modem, the industry's lowest power and smallest footprint HART-compliant IC modem. For additional space-savings, the AD5700-1 offers a $0.5 \%$ precision internal oscillator. The HART_OUT signal from the AD5700 is attenuated and ac-coupled into the CAP2 pin of the AD5420. Further information on this configuration can be found in Application Note AN-1065. An alternative method of coupling the HART signal into the RSET pin (only applicable of the external RSET is used), is available in Circuit Note CN-0270. Use of either configuration results in the AD5700 HART modem output modulating the 4 mA to 20 mA analog current without affecting the dc level of the current. This circuit adheres to the HART physical layer specifications as defined by the HART Communication Foundation.
The module is powered from a field supply of 24 V . This supplies $A V_{\mathrm{DD}}$ directly. For transient overvoltage protection, transient voltage suppressors (TVS) are placed on both the Iout and field
supply connections. A 24 V TVS is placed on the Iout connection, and a 36 V TVS is placed on the field supply input. For added protection, clamping diodes are connected from the Iout pin to the $A V_{D D}$ and $G N D$ power supply pins. The recommended external band-pass filter for the AD5700 HART modem includes a $150 \mathrm{k} \Omega$ resistor, which limits current to a sufficiently low level to adhere to intrinsic safety requirements. In this case, the input has higher transient voltage protection and should, therefore, not require additional protection circuitry, even in the most demanding of industrial environments.

Isolation between the AD5410/AD5420 and the backplane circuitry is provided with the ADuM1400 and ADuM1200 $i$ Coupler digital isolators; further information on $i$ Coupler products is available at www.analog.com. The internally generated digital power supply of the AD5410/AD5420 powers the field side of the digital isolators, removing the need to generate a digital power supply on the field side of the isolation barrier. The AD5410/AD5420 digital supply out-put supplies up to 5 mA , which is more than enough to supply the 2.8 mA requirement of the ADuM1400 and ADuM1200 operating at a logic signal frequency of up to 1 MHz . To reduce the number of isolators required, nonessential signals such as CLEAR can be connected to GND and FAULT, and SDO can be left unconnected, reducing the isolation requirements to just three signals. Doing so, however, disables the fault alert features of the part.


Figure 55. AD5410/AD5420 in an Industrial Analog Output Application

## AD5410/AD5420

## OUTLINE DIMENSIONS



Figure 56. 24-Lead Thin Shrink Small Outline Package, Exposed Pad [TSSOP_EP] (RE-24)
Dimensions shown in millimeters


FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND SECTION OF THIS DATA SHEET.

COMPLIANT TO JEDEC STANDARDS MO-220-vJJD-2
Figure 57. 40-Lead Lead Frame Chip Scale Package [LFCSP] $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ Body and 0.85 mm Package Height (CP-40-1)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1,2}$ | Temperature Range | Resolution | TUE (\%) | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD5410AREZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 Bits | 0.3 maximum | 24-Lead TSSOP_EP | RE-24 |
| AD5410AREZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 Bits | 0.3 maximum | 24 -Lead TSSOP_EP | RE-24 |
| AD5410ACPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 Bits | 0.3 maximum | 40 -Lead LFCSP | CP-40-1 |
| AD5410ACPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 Bits | 0.3 maximum | 40 -Lead LFCSP | CP-40-1 |
| AD5420AREZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Bits | 0.15 maximum | $24-$ Lead TSSOP_EP | RE-24 |
| AD5420AREZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Bits | 0.15 maximum | 24 -Lead TSSOP_EP | RE-24 |
| AD5420ACPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Bits | 0.15 maximum | 40 -Lead LFCSP | CP-40-1 |
| AD5420ACPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Bits | 0.15 maximum | 40 -Lead LFCSP | CP-40-1 |
| EVAL-AD5420EBZ |  |  |  | Evaluation Board |  |

[^4]ww w. analog.com

# OCEAN CHIPS <br> Океан Электроники <br> Поставка электронных компонентов 

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR». JONHON
«JONHON» (основан в 1970 г.)
Разъемы специального, военного и аэрокосмического назначения:
(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)
«FORSTAR» (основан в 1998 г.)
ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:
(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).


Телефон: 8 (812) 309-75-97 (многоканальный)
Факс: 8 (812) 320-03-32
Электронная почта: ocean@oceanchips.ru
Web: http://oceanchips.ru/
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А


[^0]:    ${ }^{1}$ Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; typical at $+25^{\circ} \mathrm{C}$.
    ${ }^{2}$ For 0 mA to 20 mA and 0 mA to 24 mA ranges, INL is measured from Code 256 for the AD5420 and Code 16 for the AD5410.
    ${ }^{3}$ Guaranteed by design and characterization but not production tested.
    ${ }^{4}$ The on-chip reference is production trimmed and tested at $25^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C}$. It is characterized from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^1]:    ${ }^{1}$ Guaranteed by characterization but not production tested.
    ${ }^{2}$ All input signals are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{DV}_{\mathrm{CC}}\right)$ and timed from a voltage level of 1.2 V .
    ${ }^{3}$ See Figure 2, Figure 3, and Figure 4.
    ${ }^{4} \mathrm{C}_{\text {LSDO }}=$ capacitive load on SDO output.

[^2]:    ${ }^{1}$ Power dissipated on chip must be derated to keep junction temperature below $125^{\circ} \mathrm{C}$. The assumption is that the maximum power dissipation condition is sourcing 24 mA into ground from $A V_{D D}$ with a 4 mA on-chip current.
    ${ }^{2}$ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with thermal vias. Ref: JEDEC JESD51 documents.

[^3]:    ${ }^{1} \mathrm{X}=$ don't care.

[^4]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
    ${ }^{2}$ The EVAL-AD5420EBZ evaluation board can be used to evaluate the AD5410 with the units installed in place of the AD5420.

