# <span id="page-0-0"></span>| ANALOG<br>| DEVICES

# 256-/1024-Position, Digital Potentiometers with Maximum ±1% R-Tolerance Error and 20-TP Memory

# AD5291/AD5292

#### **FEATURES**

**Single-channel, 256-/1024-position resolution 20 kΩ, 50 kΩ, and 100 kΩ nominal resistance Maximum ±1% nominal resistor tolerance error (resistor performance mode) 20-times programmable wiper memory Rheostat mode temperature coefficient: 35 ppm/°C Voltage divider temperature coefficient: 5 ppm/°C +9 V to +33 V single-supply operation ±9 V to ±16.5 V dual-supply operation SPI-compatible serial interface Wiper setting readback Power-on refreshed from 20-TP memory** 

#### **APPLICATIONS**

**Mechanical potentiometer replacement Instrumentation: gain and offset adjustment Programmable voltage-to-current conversion Programmable filters, delays, and time constants Programmable power supply Low resolution DAC replacement Sensor calibration** 

### **GENERAL DESCRIPTION**

The AD5291 and AD5292 are single-channel, 256-/1024 position digital potentiometers<sup>1</sup> that combine industry leading variable resistor performance with nonvolatile memory (NVM) in a compact package. These devices are capable of operating across a wide voltage range, supporting both dual supply operation at  $\pm$ 10.5 V to  $\pm$ 16.5 V and single supply operation at +21 V to +33 V, while ensuring less than 1% end-to-end resistor tolerance error and offering 20-time programmable (20-TP) memory.

The guaranteed industry leading low resistor tolerance error feature simplifies open-loop applications as well as precision calibration and tolerance matching applications.

### **FUNCTIONAL BLOCK DIAGRAM**



The AD5291 and AD5292 device wiper settings are controllable through the SPI digital interface. Unlimited adjustments are allowed before programming the resistance value into the 20-TP memory. The AD5291 and AD5292 do not require any external voltage supply to facilitate fuse blow, and there are 20 opportunities for permanent programming. During 20-TP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

The AD5291 and AD5292 are available in a compact 14-lead TSSOP package. The part is guaranteed to operate over the extended industrial temperature range of −40°C to +105°C.

<sup>1</sup> The terms digital potentiometer and RDAC are used interchangeably.

#### **Rev. D**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2009–2010 Analog Devices, Inc. All rights reserved.** 

### TABLE OF CONTENTS



### **REVISION HISTORY**



### **3/10—Rev. B to Rev. C**



### **3/10—Rev. A to Rev. B**



### **12/09—Rev. 0 to Rev. A**







#### **4/09—Revision 0: Initial Version**

### <span id="page-2-2"></span><span id="page-2-1"></span><span id="page-2-0"></span>**SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—AD5291**

 $V_{DD} = 21$  V to 33 V,  $V_{SS} = 0$  V;  $V_{DD} = 10.5$  V to 16.5 V,  $V_{SS} = -10.5$  V to  $-16.5$  V;  $V_{LOGIC} = 2.7$  V to 5.5 V,  $V_A = V_{DD}$ ,  $V_B = V_{SS}$ , −40°C < TA < +105°C, unless otherwise noted.

#### **Table 1.**



<span id="page-3-0"></span>

 $1$  Typical values represent average readings at 25°C, V $_{\rm DD}$  = 15 V, V $_{\rm SS}$  = −15 V, and V $_{\rm LOGIC}$  = 5 V.<br>2 Resistor position poplinearity error. R-INL is the deviation from an ideal value measured be

<sup>2</sup> Resistor position nonlinearity error. R-INL is the deviation from an ideal value measured between the R<sub>WB</sub> at code 0x02 to code 0xFF or between R<sub>WA</sub> at code 0xFD to code 0x00. R-DNL measures the relative step change from ideal between successive tap positions. The specification is guaranteed in resistor performance mode, with a wiper current of 1 mA for  $V_A$  < 12 V and 1.2 mA for  $V_A \ge 12$  V.

<sup>3</sup> Resistor performance mode (see th[e Resistor Performance Mode](#page-24-1) section). The terms resistor performance mode and R-Perf mode are used interchangeably. Guaranteed by design and characterization, not subject to production test.

 $^5$  INL and DNL are measured at V<sub>WB</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = V $_{\rm DD}$  and V $_{\rm B}$  = 0 V. DNL specification limits

of±1 LSB maximum are guaranteed monotonic operating conditions.<br>' Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables referenced bipolar signal adjustment.

<sup>7</sup> Different from operating current; supply current for fuse program lasts approximately 550 μs.<br><sup>8</sup> Different from operating current: supply current for fuse read lasts approximately 550 μs.

<sup>8</sup> Different from operating current; supply current for fuse read lasts approximately 550 μs.<br><sup>9</sup> P<sub>DISS</sub> is calculated from (I<sub>DD</sub> × V<sub>DD</sub>) + (I<sub>SS</sub> × V<sub>SS</sub>) + (I<sub>LOGIC</sub> × V<sub>LOGIC</sub>).

<sup>10</sup> All dynamic characteristics use  $V_{DD}$  = 15 V, V<sub>SS</sub> = −15 V, and V<sub>LOGIC</sub> = 5 V.

#### **RESISTOR PERFORMANCE MODE CODE RANGE**

#### **Table 2.**

<span id="page-3-1"></span>

### <span id="page-4-0"></span>**Table 3.**



### <span id="page-5-0"></span>**ELECTRICAL CHARACTERISTICS—AD5292**

 $V_{DD} = 21$  V to 33 V,  $V_{SS} = 0$  V;  $V_{DD} = 10.5$  V to 16.5 V,  $V_{SS} = -10.5$  V to  $-16.5$  V;  $V_{LOGIC} = 2.7$  V to 5.5 V,  $V_A = V_{DD}$ ,  $V_B = V_{SS}$ , −40°C < T<sub>A</sub> < +105°C, unless otherwise noted.

### **Table 4.**



<span id="page-6-0"></span>

<sup>1</sup> Typical values represent average readings at 25°C, V<sub>DD</sub> = 15 V, V<sub>SS</sub> = −15 V, and V<sub>LOGIC</sub> = 5 V.<br><sup>2</sup> Besistor position poplinearity error. B-INL is the deviation from an ideal value measured be

<sup>2</sup> Resistor position nonlinearity error. R-INL is the deviation from an ideal value measured between the R<sub>WB</sub> at code 0x00B to code 0x3FF or between R<sub>WA</sub> at code 0x3F3 to code 0x000. R-DNL measures the relative step change from ideal between successive tap positions. The specification is guaranteed in resistor performance mode, with a wiper current of 1 mA for  $V_A$  < 12 V and 1.2 mA for  $V_A \ge 12$  V.

<sup>3</sup> Resistor performance mode (see th[e Resistor Performance Mode](#page-24-1) section). The terms resistor performance mode and R-Perf mode are used interchangeably.

Guaranteed by design and characterization, not subject to production test.

 $^5$  INL and DNL are measured at Vw with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V $_\mathrm{A}=$  V $_\mathrm{DD}$  and V $_\mathrm{B}=$  0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

<sup>6</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables groundreferenced bipolar signal adjustment.

<sup>7</sup> Different from operating current; supply current for fuse program lasts approximately 550 μs.<br><sup>8</sup> Different from operating current: supply current for fuse read lasts approximately 550 μs.

<sup>8</sup> Different from operating current; supply current for fuse read lasts approximately 550 μs.<br><sup>9</sup> P<sub>DISS</sub> is calculated from (l<sub>DD</sub>  $\times$  V<sub>DD</sub>) + (l<sub>SS</sub>  $\times$  V<sub>SS</sub>) + (l<sub>LOGIC</sub>  $\times$  V<sub>LOGIC</sub>).

<sup>10</sup> All dynamic characteristics use  $V_{DD} = 15$  V,  $V_{SS} = -15$  V, and  $V_{LOGIC} = 5$  V.

#### **RESISTOR PERFORMANCE MODE CODE RANGE**

#### **Table 5.**

<span id="page-6-1"></span>

<span id="page-7-0"></span>**Table 6.** 

<span id="page-7-1"></span>

### **INTERFACE TIMING SPECIFICATIONS**

 $V_{DD}/V_{SS} = \pm 15$  V,  $V_{LOGIC} = 2.7$  V to 5.5 V,  $-40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.



<sup>1</sup> All input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 1 ns/V (10% to 90% of V<sub>DD</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.<br><sup>3</sup> Maximum SCLK frequency is 50 MHz.<br><sup>3</sup> Refer to tra and tra Sor RDAC register and

 $R_{\text{PULL\_UP}} = 2.2 \text{ k}\Omega$  to V<sub>LOGIC</sub>, with a capacitance load of 168 pF.

<span id="page-7-2"></span><sup>5</sup> Maximum time after  $V_{LOGIC}$  is equal to 2.5 V.



### **Timing Diagrams**

<span id="page-8-0"></span>

Figure 4. Read Timing Diagram,  $CPOL = 0$ ,  $CPHA = 1$ 

### <span id="page-9-1"></span><span id="page-9-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### <span id="page-9-2"></span>**Table 8.**



<sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

2 Maximum continuous current

3 Pulse duty factor.

4 Includes programming of OTP memory.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **THERMAL RESISTANCE**

 $\theta_{JA}$  is defined by JEDEC specification JESD-51 and the value is dependent on the test board and test environment.

#### **Table 9. Thermal Resistance**



<sup>1</sup> JEDEC 2S2P test board, still air (0 m/sec to 1 m/sec air flow).

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-10-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 10. Pin Function Descriptions**



### <span id="page-11-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5292)



Figure 7. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5292)



Figure 8. R-INL in Normal Mode vs. Code vs. Temperature (AD5292)



Figure 9. R-INL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5292)





Figure 11. R-INL in Normal Mode vs. Code vs. Nominal Resistance (AD5292)

Rev. D | Page 12 of 32



Figure 12. R-DNL in Normal Mode vs. Code vs. Temperature (AD5292)



Figure 13. INL in R-Perf Mode vs. Code vs. Temperature (AD5292)



Figure 14. DNL in R-Perf Mode vs. Code vs. Temperature (AD5292)



Figure 15. R-DNL in Normal Mode vs. Code vs. Nominal Resistance (AD5292)



Figure 16. INL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5292)



Figure 17. DNL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5292)



Figure 18. INL in Normal Mode vs. Code vs. Temperature (AD5292)



Figure 19. DNL in Normal Mode vs. Code vs. Temperature (AD5292)



Figure 20. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5291)



Figure 21. INL in Normal Mode vs. Code vs. Nominal Resistance (AD5292)







Figure 23. R-INL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5291)



Figure 24. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5291)



Figure 25. R-INL in Normal Mode vs. Code vs. Temperature (AD5291)



Figure 26. R-DNL in Normal Mode vs. Code vs. Temperature (AD5291)



Figure 27. R-DNL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5291)







Figure 29. R-DNL in Normal Mode vs. Code vs. Nominal Resistance (AD5291)

07674-013



Figure 30. INL in R-Perf Mode vs. Code vs. Temperature (AD5291)



Figure 31. DNL in R-Perf Mode vs. Code vs. Temperature (AD5291)



Figure 32. INL in Normal Mode vs. Code vs. Temperature (AD5291)



Figure 33. INL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5291)



Figure 34. DNL in R-Perf Mode vs. Code vs. Nominal Resistance (AD5291)



Figure 35. INL in Normal Mode vs. Code vs. Nominal Resistance (AD5291)

**TEMPERATURE = 25°C**



Figure 36. DNL in Normal Mode vs. Code vs. Temperature (AD5291)



<span id="page-16-0"></span>Figure 38. Rheostat Mode Tempco ΔRWB/ΔT vs. Code



**0.03**

**–0.04 –0.03 –0.02 –0.01 0 0.01 0.02**

**20k<sup>Ω</sup> 50k<sup>Ω</sup> 100kΩ**

**DNL (LSB)**

DNL (LSB)

Figure 39. DNL in Normal Mode vs. Code vs. Temperature (AD5291)





**AD5291**

**0 256 512 768 1023 0 64 128 192 255 CODE (Decimal)**















Figure 47. THD + Noise vs. Amplitude

07674-029

7674-029

<span id="page-18-0"></span>



Figure 54. V<sub>EXT\_CAP</sub> Waveform While Reading Fuse Or Calibration Figure 56. Code Range > 1% R-Tolerance Error vs. Temperature







Figure 55. V<sub>EXT\_CAP</sub> Waveform While Writing Fuse Figure 57. Code Range > 1% R-Tolerance Error vs. Voltage

### <span id="page-20-0"></span>TEST CIRCUITS

[Figure 58](#page-20-1) to [Figure 63](#page-20-2) define the test conditions used in the [Specifications](#page-2-2) section.



<span id="page-20-1"></span>Figure 58. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)



Figure 59. Potentiometer Divider Nonlinearity Error (INL, DNL)

<span id="page-20-2"></span>



**–15V +15V** ,<br>©HO GND **NC GND** v<sub>dd</sub><br>Dut **A ICM +15V W** ø **–15V GND**  $V_{SS}$  GND **B** ₹ **GND NC** 0404747048 07674-048 **NC = NO CONNECT +15V –15V** Figure 63. Common-Mode Leakage Current

### <span id="page-21-1"></span><span id="page-21-0"></span>THEORY OF OPERATION

The AD5291 and AD5292 digital potentiometers are designed to operate as true variable resistors for analog signals that remain within the terminal voltage range of  $V_{SS} < V_{TERM} < V_{DD}$ . The patented ±1% resistor tolerance feature helps to minimize the total RDAC resistance error, which reduces the overall system error by offering better absolute matching and improved open-loop performance. The digital potentiometer wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register, allowing as many value changes as necessary to place the potentiometer wiper in the correct position. The RDAC register can be programmed with any position setting using the standard SPI interface by loading the 16-bit data-word. Once a desirable position is found, this value can be stored in a 20-TP memory register. Thereafter, the wiper position is always restored to that position for subsequent powerup. The storing of 20-TP data takes approximately 6 ms; during this time, the shift register is locked, preventing any changes from taking place. The RDY pin identifies the completion of this 20- TP storage.

### **SERIAL DATA INTERFACE**

The AD5291 and AD5292 contain a serial interface (SYNC, SCLK, DIN and SDO) that is compatible with SPI interface standards, as well as most DSPs. The part allows writing of data via the serial interface to every register.

### **SHIFT REGISTER**

The AD5291 and AD5292 shift register is 16 bits wide (see [Figure 2](#page-7-2)). The 16-bit input word consists of two unused bits (set to 0), followed by four control bits, and 10 RDAC data bits.

<span id="page-21-2"></span>

#### **Table 11. Command Operation Truth Table**

 $1 X =$  don't care.

<sup>2</sup> In the AD5291, this bit is a don't care.

For the AD5291, the lower two RDAC data bits are don't cares if the RDAC register is read from or written to. Data is loaded MSB first (Bit DB15). The four control bits determine the function of the software command (see [Table 11](#page-21-2)). [Figure 3](#page-8-0) shows a timing diagram of a typical AD5291 and AD5292 write sequence.

The write sequence begins by bringing the SYNC line low. The SYNC pin must be held low until the complete data-word is loaded from the DIN pin. When  $\overline{\text{SYNC}}$  returns high, the serial data-wordis decoded according to the commands in Table 11. The command bits (Cx) control the operation of the digital potentiometer. The data bits (Dx) are the values that are loaded into the decoded register. The AD5291 and AD5292 have an internal counter that counts a multiple of 16 bits (a frame) for proper operation. For example, AD5291 and AD5292 work with a 32-bit word but does not work properly with a 31-bit or 33-bit word. The AD5291 and AD5292 do not require a continuous SCLK, when SYNC is high, and all serial interface pins should be operated at close to the V<sub>LOGIC</sub> supply rails to minimize power consumption in the digital input buffers.

### **RDAC REGISTER**

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with all zeros, the wiper is connected to Terminal B of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

### <span id="page-22-3"></span><span id="page-22-0"></span>**20-TP MEMORY**

Once a desirable wiper position is found, the contents of the RDAC register can be saved into a 20-TP memory register (see [Table 12](#page-22-1)). Thereafter, the wiper position is always set at that position for any future on-off-on power supply sequence. The AD5291 and AD5292 have an array of 20 one-time programmable (OTP) memory registers. When the desired word is programmed to 20-TP memory, the device automatically verifies that the program command was successful. The verification process includes margin testing. Bit C3 of the control register can be polled to verify that the fuse program command was successful. Programming data to 20-TP memory consumes approximately 25 mA for 550 μs and takes approximately 8 ms to complete. During this time, the shift register is locked, preventing any changes from taking place. The RDY pin can be used to monitor the completion of the 20-TP memory program and verification. No change in supply voltage is required to program the 20-TP memory. However, a 1 μF capacitor on the EXT\_CAP pin is required (see [Figure 68](#page-26-1)). Prior to 20-TP activation, the AD5291 and AD5292 preset to midscale on power-up.

### **WRITE PROTECTION**

On power-up, the shift register write commands for both the RDAC register and the 20-TP memory register are disabled. The RDAC write protect bit, C1 of the control register (see Table 13 and [Table 14](#page-22-2)), is set to 0 by default. This disables any change of the RDAC register content regardless of the software commands, except that the RDAC register can be refreshed from the 20-TP memory using the software reset command (Command 4) or through hardware by the RESET pin. To enable programming of the variable resistor wiper position (programming the RDAC register), the write protect bit, C1 of the control register, must first be programmed. This is accomplished by loadingthe shift register with Command 6 (see Table 11). To enable programming of the 20-TP memory block bit, C0 of the control register (set to 0 by default) must first be set to 1.

#### **Table 12. Write and Read to RDAC and 20-TP Memory**

<span id="page-22-1"></span>

#### **Table 13. Control Register Bit Map1**



#### $1 X =$  don't care.

#### **Table 14. Control Register Function**

<span id="page-22-2"></span>

<sup>1</sup> Wiper position frozen to value last programmed in 20-TP memory. Wiper is frozen to midscale if 20-TP memory has not been previously programmed.

### <span id="page-23-1"></span><span id="page-23-0"></span>**BASIC OPERATION**

The basic mode of setting the variable resistor wiper position (programming the RDAC register) is accomplished by loading the shift register with Command 1 (see [Table 11](#page-21-2)) and the desired wiper position data. When the desired wiper position is determined, the user can load the shift register with Command 3 (see [Table 11](#page-21-2)), which stores the wiper position data in the 20-TP memory register. After 6 ms, the wiper position is permanently stored in the 20-TP memory. The RDY pin can be used to monitor the completion of this 20-TP program. [Table 12](#page-22-1) provides a programming example, listing the sequence of serial data input (DIN) words with the serial data output appearing at the SDO pin in hexadecimal format.

### **20-TP READBACK AND SPARE MEMORY STATUS**

It is possible to read back the contents of any of the 20-TP memory registers through SDO by using Command 5 (see [Table 11](#page-21-2)). The lower five LSB bits (D0 to D4) of the data byte select which memory location is to be read back (see Table 16). Data from the selected memory location are clocked out of the SDO pin during the next SPI operation, where the last 10 bits contain the contents of the specified memory location.

It is also possible to calculate the address of the most recently programmed memory location by reading back the contents of read-only Memory Address 0x14 and Memory Address 0x15 using Command 5. The data bytes read back from Memory Address 0x014 and Memory Address 0x015 are thermometer encoded versions of the address of the last programmed memory location.

For the example outlined in Table 15, the address of the last programmed location is calculated as

(*Number of Bits* = 1 *in Memory Address 0x14*) + (*Number of Bits* = 1 *in Memory Address 0x15*) − 1 = 10 + 8 − 1 = 17 (0x10)

If no memory location has been programmed, then the address generated is −1.

### **SHUTDOWN MODE**

The AD5291 and AD5292 can be placed in shutdown mode by executing the software shutdown command, Command 8 (see [Table 11](#page-21-2)), and setting the LSB, D0, to 1. This feature places the RDAC in a special state in which Terminal A is open-circuited, and Wiper W is connected to Terminal B. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in [Table 11](#page-21-2) are supported while in shutdown mode. Execute Command 8 (see [Table 11](#page-21-2)), and set the LSB, D0, to 0 to exit shutdown mode.



#### **Table 16. Memory Map of Command 5**

**Table 15. Example 20-TP Memory Readback** 



 $1 X =$  don't care.

<sup>2</sup> Allows the user to calculate the remaining spare memory locations.

### <span id="page-24-1"></span><span id="page-24-0"></span>**RESISTOR PERFORMANCE MODE**

This mode activates a new, patented 1% end-to-end resistor tolerance that ensures a  $\pm 1\%$  resistor tolerance on each code, that is, code = half scale,  $R_{WB} = 10 kΩ ± 100 Ω$ . See [Table 2](#page-3-1) (AD5291) or [Table 5](#page-6-1) (AD5292) to check which codes achieve ±1% resistor tolerance. The resistor performance mode is activated by programming Bit C2 of the control register (see [Table 13 a](#page-22-3)nd [Table 14](#page-22-2)). The typical settling time is shown in [Figure 50](#page-18-0).

### **RESET**

<span id="page-24-3"></span>A low-to-high transition of the hardware RESET pin loads the RDAC register with the contents of the most recently programmed 20-TP memory location. The AD5291 and AD5292 can also be resetthrough software by executing Command 4 (see Table 11). If no 20-TP memory location is programmed, then the RDAC register loads with midscale upon reset. The control register is restoredwith default bits; see Table 14.

### **SDO PIN AND DAISY-CHAIN OPERATION**

The serial data output pin (SDO) serves two purposes: it can be used to read the contents of the wiper setting, 50-TP values and control register using Command 2, Command 5 and Command 7, respectively (see [Table 11](#page-21-2)) or the SDO pin can be used in daisychain mode. Data is clocked out of SDO on the rising edge of SCLK. The SDO pin contains an open-drain N-channel FET that requires a pull-up resistor if this pin is used. To place the pin in high impedance and minimize the power dissipation when the pin is used, the 0x8001 data word followed by Command 0 should be sent to the part. [Table 17](#page-24-2) provides a sample listing for the sequence of the serial data input (DIN). Daisy chaining minimizes the number of port pins required from the controlling IC. As shown in [Figure 64](#page-24-3), users need to tie the SDO pin of one package to the DIN pin of the next package. Users may need to increase the clock period, because the pull-up resistor and the capacitive loading at the SDO-to-DIN interface may require additional time delay between subsequent devices.

When two AD5291 and AD5292 devices are daisy-chained, 32 bits of data are required. The first 16 bits go to U2, and the second 16 bits go to U1. Hold the SYNC pin low until all 32 bits are clocked into their respective shift registers. The SYNC pin is then pulled high to complete the operation.

Keep the SYNC pin low until all 32 bits are clocked into their respective serial registers. The  $\overline{\text{SYNC}}$  pin is then pulled high to complete the operation.



### **RDAC ARCHITECTURE**

To achieve optimum performance, Analog Devices has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5291 and AD5292 employ a three-stage segmentation approach, as shown in [Figure 65](#page-24-4). The AD5291 and AD5292 wiper switches are designed with the transmission gate CMOS topology and with the gate voltages derived from  $\rm V_{\scriptscriptstyle DD}$  and  $\rm V_{\scriptscriptstyle SS}.$ 



<span id="page-24-2"></span>

<span id="page-24-4"></span>**Table 17. Minimize Power Dissipation at SDO Pin** 

<sup>1</sup> X is don't care.

#### <span id="page-25-1"></span><span id="page-25-0"></span>**PROGRAMMING THE VARIABLE RESISTOR**

#### **Rheostat Operation—1% Resistor Tolerance**

The AD5291 and AD5292 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be left floating or tied to the W terminal, as shown in [Figure 66](#page-25-2).



<span id="page-25-2"></span>The nominal resistance between Terminal A and Terminal B, R<sub>AB</sub>, is available in 20 kΩ, 50 kΩ, and 100 kΩ, and 256 or 1024 tap points accessed by the wiper terminal. The 8-/10-bit data in the RDAC latch is decoded to select one of the 256/1024 possible wiper settings. The AD5291 and AD5292 contain an internal ±1% resistor performance mode that can be disabled or enabled (this is enabled by default), by programming Bit C2 of the control register (se[e Table 13](#page-22-3) and [Table 14](#page-22-2)). The digitally programmed output resistance between the W terminal and the A terminal, RWA, and between the W terminal and B terminal,  $R_{WB}$ , is internally calibrated to give a maximum of  $\pm 1\%$  absolute resistance error across a wide code range. As a result, the general equations for determining the digitally programmed output resistance between the W terminal and B terminal are

<span id="page-25-3"></span>AD5291:

$$
R_{WB}(D) = \frac{D}{256} \times R_{AB} \tag{1}
$$

AD5292:

$$
R_{WB}(D) = \frac{D}{1024} \times R_{AB}
$$
 (2)

where:

*D* is the decimal equivalent of the binary code loaded in the 8-/10-bit RDAC register.

*RAB* is the end-to-end resistance.

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance, R<sub>WA</sub>. R<sub>WA</sub> is also calibrated to give a maximum of 1% absolute resistance error. RWA starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

AD5291:

$$
R_{WA}(D) = \frac{256 - D}{256} \times R_{AB}
$$
 (3)

AD5292:

$$
R_{WA}(D) = \frac{1024 - D}{1024} \times R_{AB}
$$
 (4)

#### where:

*D* is the decimal equivalent of the binary code loaded in the 8-/10-bit RDAC register.

*RAB* is the end-to-end resistance.

In the zero-scale condition, a finite total wiper resistance of 120  $\Omega$ is present. Regardless of which setting the part is operating in, take care to limit the current between Terminal A and Terminal B, between Terminal W and Terminal A, and between Terminal W and Terminal B, to the maximum continuous current of ±3 mA or to the pulse current specified in [Table 8](#page-9-2). Otherwise, degradation or possible destruction of the internal resistors may occur.

### **PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation**

The digital potentiometer easily generates a voltage divider at the wiper to B and at the wiper to A that is proportional to the input voltage at A to B, as shown in [Figure 67.](#page-25-3) Unlike the polarity of  $V_{DD}$  to GND, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity.



Figure 67. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for simplicity, connecting the A terminal to 30 V and the B terminal to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 1 LSB less than 30 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B, divided by the 256/1024 positions of the potentiometer divider. The general equations defining the output voltage at  $V_W$  with respect to ground for any valid input voltage applied to Terminal A and Terminal B are

AD5291:

$$
V_W(D) = \frac{D}{256} \times V_A + \frac{256 - D}{256} \times V_B
$$
 (5)

 $AD5292$ 

$$
V_W(D) = \frac{D}{1024} \times V_A + \frac{1024 - D}{1024} \times V_B
$$
 (6)

If using the AD5291 and AD5292 in voltage divider mode as shown in [Figure 67](#page-25-3), then the  $\pm 1\%$  resistor tolerance calibration feature reduces the error when matching with discrete resistors. However, it is recommended to disable the internal ±1% resistor tolerance calibration feature by programming Bit C2 of the control register (see [Table 13 a](#page-22-3)nd [Table 14](#page-22-2)) to optimize wiper position update rate. In this configuration, the RDAC is ratiometric and resistor tolerance error does not affect performance.

Operation of the digital potentiometer in the voltage divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, R<sub>WA</sub> and R<sub>WB</sub>, and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

**Power-Up Sequence** A 1 μF capacitor to GND must be connected to the EXT\_CAP pin (see [Figure 68](#page-26-1)) on power-up and throughout the operation of the AD5291 and AD5292.



Figure 68. Hardware Setup for EXT\_CAP Pin

The positive  $V_{DD}$  and negative  $V_{SS}$  power supplies of the AD5291 and AD5292 define the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminal A, Terminal B, and Terminal W that exceed  $V_{DD}$  or  $V_{SS}$  are clamped by the internal forwardbiased diodes (see [Figure 69](#page-26-2)).



<span id="page-26-2"></span>Figure 69. Maximum Terminal Voltages Set by  $V_{DD}$  and V<sub>SS</sub>

<span id="page-26-0"></span>The ground pins of the AD5291 and AD5292 devices are primarily used as a digital ground reference. To minimize the digital ground bounce, the AD5291 and AD5292 ground terminals should be joined remotely to the common ground. The digital input control signals to the AD5291 and AD5292 must be referenced to the device ground pin (GND), and satisfy **EXT\_CAP CAPACITOR** the logic level defined in the [Specifications](#page-2-2) section.

To ensure that the AD5291 and AD5292 power up correctly, a 1 μF capacitor must be connected to the EXT\_CAP pin. Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see [Figure 69\)](#page-26-2), it is important to power  $V_{DD}$  and  $V_{SS}$  first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forwardbiased such that  $V_{DD}$  and  $V_{SS}$  are powered up unintentionally. The ideal power-up sequence is GND,  $V_{SS}$ ,  $V_{LOGIC}$  and  $V_{DD}$ , the digital inputs, and then  $V_A$ ,  $V_B$ , and  $V_W$ . The order of powering up  $V_A$ ,  $V_B$ ,  $V_W$ , and the digital inputs is not important as long as they are powered after V<sub>DD</sub>, V<sub>SS</sub>, and V<sub>LOGIC</sub>.

<span id="page-26-1"></span>**TERMINAL VOLTAGE OPERATING RANGE** Regardless of the power-up sequence and the ramp rates of the power supplies, after V<sub>LOGIC</sub> is powered, the power-on preset activates, restoring the 20-TP memory value to the RDAC register.

### <span id="page-27-1"></span><span id="page-27-0"></span>APPLICATIONS INFORMATION **HIGH VOLTAGE DAC**

The AD5292 can be configured as a high voltage DAC, with output voltage as high as 33 V. The circuit is shown in [Figure 70](#page-27-2). The output is

$$
V_{OUT}(D) = \frac{D}{1024} \times \left[1.2 \text{ V} \times \left(1 + \frac{R_2}{R_1}\right)\right]
$$
 (7)

where *D* is the decimal code from 0 to 1023.



### <span id="page-27-4"></span><span id="page-27-2"></span>**PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT**

For applications that require high current adjustments such as a laser diode or tunable laser, a boosted voltage source can be considered; see [Figure 71](#page-27-3).



Figure 71. Programmable Boosted Voltage Source

<span id="page-27-5"></span><span id="page-27-3"></span>In this circuit, the inverting input of the op amp forces  $V<sub>OUT</sub>$  to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N-channel FET (U3). The N-Channel FET power handling must be adequate to dissipate ( $V_{IN} - V_{OUT}$ ) × I<sub>L</sub> power. This circuit can source a maximum of 100 mA with a 33 V supply.

### **HIGH ACCURACY DAC**

It is possible to configure the AD5292 as a high accuracy DAC by optimizing the resolution of the device over a specific reduced voltage range. This is achieved by placing external resistors on either side of the RDAC, as shown in [Figure 72.](#page-27-4) The improved ±1% R-Tolerance specification greatly reduces error associated with matching to discrete resistors.



### **VARIABLE GAIN INSTRUMENTATION AMPLIFIER**

The [AD8221](http://www.analog.com/AD8221) in conjunction with the AD5291 and AD5292 and the [ADG1207,](http://www.analog.com/ADG1207) as shown in [Figure 73,](#page-27-5) make an excellent instrumentation amplifier for use in data acquisition systems. The data acquisition system's low distortion and low noise enable it to condition signals in front of a variety of ADCs.



Figure 73. Data Acquisition System

The gain can be calculated by using Equation 9.

$$
G(D) = 1 + \frac{49.4 \text{ k}\Omega}{\left(D/1024\right) \times R_{AB}}
$$
\n(9)

#### <span id="page-28-0"></span>**AUDIO VOLUME CONTROL**

The excellent THD performance and high voltage capability make the AD5291 and AD5292 ideal for a digital volume control as an audio attenuator or gain amplifier. A typical problem in these systems is that a large step change in the volume level at any arbitrary time can lead to an abrupt discontinuity of the audio signal causing an audible zipper noise. To prevent this, a zero-crossing window detector can be inserted to the SYNC line to delay the device update until the audio signal crosses the window. Because the input signal can operate on top of any dc level rather than absolute zero volt level, zero-crossing in this case means the signal is ac-coupled, and the dc offset level is the signal zero reference point.

The configuration to reduce zipper noise is shown in [Figure 74](#page-28-1), and the results of using this configuration is shown in [Figure 75](#page-28-2). The input is ac-coupled by C1 and attenuated down before feeding into the window comparator formed by U2, U3, and U4B. U6 is used to establish the signal zero reference. The upper limit of the comparator is set above its offset and, therefore, the output pulses high whenever the input falls between 2.502 V and 2.497 V (or 0.005 V window) in this example. This output is AND'ed with the SYNC signal such that the AD5291 and AD5292 updates whenever the signal crosses the window. To avoid a constant update of the device, the SYNC signal should be programmed as two pulses, rather than as one.

In [Figure 75,](#page-28-2) the lower trace shows that the volume level changes from a quarter-scale to full-scale when a signal change occurs near the zero-crossing window.



<span id="page-28-1"></span>Figure 74. Audio Volume Control with Zipper Noise Reduction



<span id="page-28-2"></span>Figure 75. Zipper Noise Detector

### <span id="page-29-1"></span><span id="page-29-0"></span>OUTLINE DIMENSIONS



Dimensions shown in millimeters

### **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

### **NOTES**

### **NOTES**

**ANALOG<br>DEVICES** 

www.analog.com

**©2009–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07674-0-9/10(D)** 

Rev. D | Page 32 of 32



Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;

- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);

- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;

- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;

- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);

- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения **«JONHON»**, а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов **«FORSTAR»**.



«**JONHON**» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

**«FORSTAR»** (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный) Факс: 8 (812) 320-03-32 Электронная почта: ocean@oceanchips.ru Web: http://oceanchips.ru/ Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А