

# Fractional-N Clock Synthesizer & Clock Multiplier


#### **Features**

- ♦ Delta-Sigma Fractional-N Frequency Synthesis
  - Generates a Low Jitter 6 75 MHz Clock from an 8 - 75 MHz Reference Clock
- Clock Multiplier / Jitter Reduction
  - Generates a Low Jitter 6 75 MHz Clock from a Jittery or Intermittent 50 Hz to 30 MHz Clock Source
- Highly Accurate PLL Multiplication Factor
  - Maximum Error Less Than 1 PPM in High-Resolution Mode
- ♦ I<sup>2</sup>C<sup>TM</sup> / SPI<sup>TM</sup> Control Port
- ♦ Configurable Auxiliary Output
- ♦ Flexible Sourcing of Reference Clock
  - External Oscillator or Clock Source
  - Supports Inexpensive Local Crystal
- Minimal Board Space Required
  - No External Analog Loop-filter Components

# **General Description**

The CS2000-CP is an extremely versatile system clocking device that utilizes a programmable phase lock loop. The CS2000-CP is based on a hybrid analog-digital PLL architecture comprised of a unique combination of a Delta-Sigma Fractional-N Frequency Synthesizer and a Digital PLL. This architecture allows for both frequency synthesis/clock generation from a stable reference clock as well as generation of a low-jitter clock relative to an external noisy synchronization clock. The design is also unique in that it can generate low-jitter clocks relative to noisy external synchronization clocks at frequencies as low as 50 Hz. The CS2000-CP supports both I<sup>2</sup>C and SPI for full software control.

The CS2000-CP is available in a 10-pin MSOP package in Commercial (-10°C to +70°C) grade. Customer development kits are also available for device evaluation. Please see "Ordering Information" on page 36 for complete details.





# TABLE OF CONTENTS

1. PIN DESCRIPTION	6
2. TYPICAL CONNECTION DIAGRAM	
3. CHARACTERISTICS AND SPECIFICATIONS	
RECOMMENDED OPERATING CONDITIONS	
ABSOLUTE MAXIMUM RATINGS	
DC ELECTRICAL CHARACTERISTICS	7
AC ELECTRICAL CHARACTERISTICS	
PLL PERFORMANCE PLOTS	
CONTROL PORT SWITCHING CHARACTERISTICS- I <sup>2</sup> C FORMAT	
CONTROL PORT SWITCHING CHARACTERISTICS - SPI FORMAT	
4. ARCHITECTURE OVERVIEW	
4.1 Delta-Sigma Fractional-N Frequency Synthesizer	
4.2 Hybrid Analog-Digital Phase Locked Loop	
4.2.1 Fractional-N Source Selection for the Frequency Synthesizer	
5. APPLICATIONS	
5.1 Timing Reference Clock Input	
5.1.1 Internal Timing Reference Clock Divider	
5.1.2 Crystal Connections (XTI and XTO)	
5.1.3 External Reference Clock (REF_CLK)	15
5.2 Frequency Reference Clock Input, CLK_IN	15
5.2.1 CLK_IN Skipping Mode	
5.2.2 Adjusting the Minimum Loop Bandwidth for CLK_IN	
5.3 Output to Input Frequency Ratio Configuration	
5.3.1 User Defined Ratio (RUD), Frequency Synthesizer Mode	19
5.3.2 User Defined Ratio (RUD), Hybrid PLL Mode	
5.3.3 Ratio Modifier (R-Mod)	
5.3.4 Effective Ratio (REFF)	20
5.3.5 Fractional-N Source Selection	21
5.3.6 Ratio Configuration Summary	22
5.4 PLL Clock Output	23
5.5 Auxiliary Output	23
5.6 Clock Output Stability Considerations	24
5.6.1 Output Switching	
5.6.2 PLL Unlock Conditions	
5.7 Required Power Up Sequencing	
6. SPI / I <sup>2</sup> C CONTROL PORT	
6.1 SPI Control	
6.2 I <sup>2</sup> C Control	
6.3 Memory Address Pointer	
6.3.1 Map Auto Increment	
7. REGISTER QUICK REFERENCE	
8. REGISTER DESCRIPTIONS	
8.1 Device I.D. and Revision (Address 01h)	
8.1.1 Device Identification (Device[4:0]) - Read Only	
8.1.2 Device Revision (Revision[2:0]) - Read Only	
8.2 Device Control (Address 02h)	
8.2.1 Unlock Indicator (Unlock) - Read Only	
8.2.2 Auxiliary Output Disable (AuxOutDis)	
8.2.3 PLL Clock Output Disable (ClkOutDis)	
8.3 Device Configuration 1 (Address 03h)	
8.3.1 R-Mod Selection (RModSel[2:0])	
8.3.2 Ratio Selection (RSel[1:0])	∠9



8.3.3 A	Auxiliary Output Source Selection (AuxOutSrc[1:0])	29
8.3.4 E	Enable Device Configuration Registers 1 (EnDevCfg1)	30
	e Configuration 2 (Address 04h)	
	ock Clock Ratio (LockClk[1:0])	
	Fractional-N Source for Frequency Synthesizer (FracNSrc)	
	Configuration (Address 05h)	
	Device Configuration Freeze (Freeze)	
	Enable Device Configuration Registers 2 (EnDevCfg2)	
	O - 3 (Address 06h - 15h)	
	on Configuration 1 (Address 16h)	
	Clock Skip Enable (ClkSkipEn)	
	AUX PLL Lock Output Configuration (AuxLockCfg)	
	Reference Clock Input Divider (RefClkDiv[1:0])	
	on Configuration 2 (Address 17h)	
	Enable PLL Clock Output on Unlock (ClkOutUnl)	
	ow-Frequency Ratio Configuration (LFRatioCfg)	
	on Configuration 3 (Address 1Eh)	
	Clock Input Bandwidth (ClkIn_BW[2:0])	
	TING THE USER DEFINED RATIO	
	Resolution 12.20 Format	
	Aultiplication 20.12 Format	
0	E DIMENSIONS	
	_ CHARACTERISTICS	
	NG INFORMATION	
	NCES	
	N HISTORY	
		0
Figure 1. Typ	ical Connection Diagram	
Figure 1. Typ Figure 2. CLk	ical Connection Diagram	9
Figure 1. Typ Figure 2. CLk Figure 3. CLk	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance]  [IN Sinusoidal Jitter Transfer]	9 9
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance	9 9 9
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  trol Port Timing - I <sup>2</sup> C Format	9 9 9
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  Itrol Port Timing - I <sup>2</sup> C Format  Itrol Port Timing - SPI Format (Write Only)	9 9 10 11
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt	ical Connection Diagram  LIN Sinusoidal Jitter Tolerance  LIN Sinusoidal Jitter Transfer  LIN Random Jitter Rejection and Tolerance  Itrol Port Timing - I <sup>2</sup> C Format  Itrol Port Timing - SPI Format (Write Only)  a-Sigma Fractional-N Frequency Synthesizer	9 9 10 11 12
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  [In Random Jitter Transfer  [In Random Jitter Transfer  [In Random Jitter Transfer  [In Random Jitter Transfer  [In Random Jitter Rejection and Tolerance  [In Random Jitter Rejection and Tolera	9101112
Figure 1. Typi Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 9. Frac	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  Itrol Port Timing - I <sup>2</sup> C Format  Itrol Port Timing - SPI Format (Write Only)  Ita-Sigma Fractional-N Frequency Synthesizer  Irrid Analog-Digital PLL  Itroinal-N Source Selection Overview	910111213
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb Figure 10. Int	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  Itrol Port Timing - I <sup>2</sup> C Format  Itrol Port Timing - SPI Format (Write Only)  Ita-Sigma Fractional-N Frequency Synthesizer  Irid Analog-Digital PLL  Ictional-N Source Selection Overview  Iterral Timing Reference Clock Divider	910121313
Figure 1. Type Figure 2. CLK Figure 3. CLK Figure 4. CLK Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb Figure 10. Int Figure 11. RE	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  Itrol Port Timing - I <sup>2</sup> C Format  Itrol Port Timing - SPI Format (Write Only)  Itra-Sigma Fractional-N Frequency Synthesizer  Irid Analog-Digital PLL  Ictional-N Source Selection Overview  Itrining Reference Clock Divider  IF_CLK Frequency vs a Fixed CLK_OUT	910121313
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb Figure 10. Int Figure 11. RE Figure 12. Ex	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  Ittrol Port Timing - IPC Format  Ittrol Port Timing - SPI Format (Write Only)  Ita-Sigma Fractional-N Frequency Synthesizer  Irid Analog-Digital PLL  Ictional-N Source Selection Overview  Iternal Timing Reference Clock Divider  IF_CLK Frequency vs a Fixed CLK_OUT  Iternal Component Requirements for Crystal Circuit	91012131314
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb Figure 9. Frac Figure 10. Int Figure 11. RE Figure 13. CL	ical Connection Diagram  [IN Sinusoidal Jitter Tolerance  [IN Sinusoidal Jitter Transfer  [IN Random Jitter Rejection and Tolerance  Ittrol Port Timing - I2C Format  Ittrol Port Timing - SPI Format (Write Only)  Ita-Sigma Fractional-N Frequency Synthesizer  Irid Analog-Digital PLL  Ictional-N Source Selection Overview  Iternal Timing Reference Clock Divider  IF_CLK Frequency vs a Fixed CLK_OUT  Iternal Component Requirements for Crystal Circuit  IK IN removed for > 2 <sup>23</sup> SysClk cycles	9101313141415
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb Figure 9. Frac Figure 10. Int Figure 11. RE Figure 12. Ex Figure 13. CL	ical Connection Diagram  C_IN Sinusoidal Jitter Tolerance  C_IN Sinusoidal Jitter Transfer  C_IN Random Jitter Rejection and Tolerance  Itrol Port Timing - I²C Format  Itrol Port Timing - SPI Format (Write Only)  Itra-Sigma Fractional-N Frequency Synthesizer  Irrid Analog-Digital PLL  Ictional-N Source Selection Overview  Itrining Reference Clock Divider  IF_CLK Frequency vs a Fixed CLK_OUT  Iternal Component Requirements for Crystal Circuit  IK_IN removed for < 2 <sup>23</sup> SysClk cycles  IK_IN removed for < 2 <sup>23</sup> SysClk cycles but > t <sub>CS</sub>	9101313141516
Figure 1. Type Figure 2. CLK Figure 3. CLK Figure 4. CLK Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hybe Figure 9. Frace Figure 10. Int Figure 11. RE Figure 12. Ex Figure 14. CL Figure 15. CL	ical Connection Diagram  C_IN Sinusoidal Jitter Tolerance  C_IN Sinusoidal Jitter Transfer  C_IN Random Jitter Rejection and Tolerance  Ittrol Port Timing - I²C Format  Ittrol Port Timing - SPI Format (Write Only)  Ita-Sigma Fractional-N Frequency Synthesizer  Irid Analog-Digital PLL  Ictional-N Source Selection Overview  Iternal Timing Reference Clock Divider  IF_CLK Frequency vs a Fixed CLK_OUT  Iternal Component Requirements for Crystal Circuit  IK_IN removed for > 2 <sup>23</sup> SysClk cycles  IK_IN removed for < 2 <sup>23</sup> SysClk cycles but > t <sub>CS</sub> IK_IN removed for < t <sub>CS</sub>	9101313141516
Figure 1. Type Figure 2. CLK Figure 3. CLK Figure 4. CLK Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb Figure 9. Frac Figure 10. Int Figure 11. RE Figure 12. Ex Figure 13. CL Figure 15. CL Figure 16. Lo	ical Connection Diagram  C_IN Sinusoidal Jitter Tolerance  C_IN Sinusoidal Jitter Transfer  C_IN Random Jitter Rejection and Tolerance  Introl Port Timing - I²C Format  Ittrol Port Timing - SPI Format (Write Only)  Ittra-Sigma Fractional-N Frequency Synthesizer  Ind Analog-Digital PLL  Introlal-N Source Selection Overview  Internal Timing Reference Clock Divider  Internal Timing Reference Clock Divider  Internal Component Requirements for Crystal Circuit  Internal Component Requirements for Crystal Circu	910131314151616
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 9. Frac Figure 10. Int Figure 11. RE Figure 12. Ex Figure 13. CL Figure 15. CL Figure 16. Lo Figure 17. Hig	ical Connection Diagram  C_IN Sinusoidal Jitter Tolerance  C_IN Sinusoidal Jitter Transfer  C_IN Random Jitter Rejection and Tolerance  Introl Port Timing - I <sup>2</sup> C Format  Introl Port Timing - SPI Format (Write Only)  Introl Port Timing - Introl Port	91013131415161617
Figure 1. Typ Figure 2. CLk Figure 3. CLk Figure 4. CLk Figure 5. Con Figure 6. Con Figure 7. Delt Figure 9. Frac Figure 10. Int Figure 11. RE Figure 12. Ex Figure 13. CL Figure 15. CL Figure 16. Lo Figure 17. Hig Figure 18. Ra	ical Connection Diagram  LIN Sinusoidal Jitter Tolerance  LIN Sinusoidal Jitter Transfer  LIN Random Jitter Rejection and Tolerance  Introl Port Timing - I <sup>2</sup> C Format  Introl Port Timing - SPI Format (Write Only)  Introl Port Timing - I <sup>2</sup> C Format  Introl Port Ti	9101314151616171818
Figure 1. Type Figure 2. CLke Figure 3. CLke Figure 4. CLke Figure 5. Cone Figure 6. Cone Figure 7. Delte Figure 9. Frace Figure 10. Inte Figure 11. RE Figure 12. Ex Figure 13. CLE Figure 14. CLE Figure 15. CLE Figure 16. Love Figure 17. Hige Figure 18. Ra Figure 19. PL	ical Connection Diagram  L IN Sinusoidal Jitter Tolerance  LIN Sinusoidal Jitter Transfer  LIN Random Jitter Rejection and Tolerance  Introl Port Timing - I <sup>2</sup> C Format  Introl Port Timing - SPI Format (Write Only)  Introl Port Timing - SPI Format (Writ	910131314151616171818
Figure 1. Type Figure 2. CLK Figure 3. CLK Figure 4. CLK Figure 5. Con Figure 6. Con Figure 7. Delt Figure 9. Frac Figure 10. Int Figure 11. RE Figure 12. Ex Figure 13. CL Figure 14. CL Figure 15. CL Figure 16. Lo Figure 17. Hig Figure 19. PL Figure 20. Au	ical Connection Diagram  C_IN Sinusoidal Jitter Tolerance  C_IN Sinusoidal Jitter Transfer  C_IN Random Jitter Rejection and Tolerance  trol Port Timing - I²C Format  trol Port Timing - SPI Format (Write Only)  a-Sigma Fractional-N Frequency Synthesizer  rid Analog-Digital PLL  ctional-N Source Selection Overview  ernal Timing Reference Clock Divider  EF_CLK Frequency vs a Fixed CLK_OUT  ternal Component Requirements for Crystal Circuit  K_IN removed for > 2²³ SysClk cycles  K_IN removed for < 2²³ SysClk cycles but > t <sub>CS</sub> K_IN removed for < t <sub>CS</sub> w bandwidth and new clock domain  gh bandwidth with CLK_IN domain re-use  tio Feature Summary  L Clock Output Options  xiliary Output Selection	910131415161617181822
Figure 1. Type Figure 2. CLK Figure 3. CLK Figure 4. CLK Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hybe Figure 10. Int Figure 11. RE Figure 12. Ex Figure 13. CL Figure 15. CL Figure 16. Lov Figure 17. Hige Figure 19. PL Figure 20. Au Figure 21. Co	ical Connection Diagram	910131415161618182223
Figure 2. CLK Figure 3. CLK Figure 4. CLK Figure 5. Con Figure 6. Con Figure 7. Delt Figure 8. Hyb Figure 9. Frac Figure 10. Int Figure 11. RE Figure 12. Ex Figure 13. CL Figure 15. CL Figure 15. CL Figure 16. Lo Figure 17. Hiç Figure 19. PL Figure 20. Au Figure 21. Co Figure 22. Co	ical Connection Diagram  C_IN Sinusoidal Jitter Tolerance  C_IN Sinusoidal Jitter Transfer  C_IN Random Jitter Rejection and Tolerance  trol Port Timing - I²C Format  trol Port Timing - SPI Format (Write Only)  a-Sigma Fractional-N Frequency Synthesizer  rid Analog-Digital PLL  ctional-N Source Selection Overview  ernal Timing Reference Clock Divider  EF_CLK Frequency vs a Fixed CLK_OUT  ternal Component Requirements for Crystal Circuit  K_IN removed for > 2²³ SysClk cycles  K_IN removed for < 2²³ SysClk cycles but > t <sub>CS</sub> K_IN removed for < t <sub>CS</sub> w bandwidth and new clock domain  gh bandwidth with CLK_IN domain re-use  tio Feature Summary  L Clock Output Options  xiliary Output Selection	91013141516161818222325

# **CS2000-CP**




# **LIST OF TABLES**

Table 1. Ratio Modifier	20
Table 2. Example 12.20 R-Values	
Table 3 Example 20.12 R-Values	3/



# 1. PIN DESCRIPTION



Pin Name	#	Pin Description
VD	1	Digital Power (Input) - Positive power supply for the digital and analog sections.
GND	2	Ground (Input) - Ground reference.
CLK_OUT	3	PLL Clock Output (Output) - PLL clock output.
AUX_OUT	4	<b>Auxiliary Output</b> ( <i>Output</i> ) - This pin outputs a buffered version of one of the input or output clocks, or a status signal, depending on register configuration.
CLK_IN	5	Frequency Reference Clock Input (Input) - Clock input for the Digital PLL frequency reference.
XTO XTI/REF_CLK	6 7	Crystal Connections (XTI/XTO) / Timing Reference Clock Input (REF_CLK) (Input/Output) - XTI/XTO are I/O pins for an external crystal which may be used to generate the low-jitter PLL input clock. REF_CLK is an input for an externally generated low-jitter reference clock.
AD0/CS	8	Address Bit 0 (I <sup>2</sup> C) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I <sup>2</sup> C Mode. CS is the chip select signal in SPI Mode.
SCL/CCLK	9	<b>Control Port Clock</b> ( <i>Input</i> ) - SCL/CCLK is the serial clock for the serial control port in I <sup>2</sup> C and SPI mode.
SDA/CDIN	10	<b>Serial Control Data</b> ( <i>Input/Output</i> ) - SDA is the data I/O line in I <sup>2</sup> C Mode. CDIN is the input data line for the control port interface in SPI Mode.



# 2. TYPICAL CONNECTION DIAGRAM




Figure 1. Typical Connection Diagram



# 3. CHARACTERISTICS AND SPECIFICATIONS

### RECOMMENDED OPERATING CONDITIONS

GND = 0 V; all voltages with respect to ground. (Note 1)

Parameters	Symbol	Min	Тур	Max	Units
DC Power Supply	VD	3.1	3.3	3.5	V
Ambient Operating Temperature (Power Applied)					
Commercial Grade	$T_{AC}$	-10	-	+70	°C

**Notes:** 1. Device functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

#### ABSOLUTE MAXIMUM RATINGS

GND = 0 V; all voltages with respect to ground.

Parameters	Symbol	Min	Max	Units
DC Power Supply	VD	-0.3	6.0	V
Input Current	I <sub>IN</sub>	-	±10	mA
Digital Input Voltage (Note 2)	V <sub>IN</sub>	-0.3	VD + 0.4	V
Ambient Operating Temperature (Power Applied)	T <sub>A</sub>	-55	125	°C
Storage Temperature	T <sub>stg</sub>	-65	150	°C

**WARNING:** Operation at or beyond these limits may result in permanent damage to the device.

Notes: 2. The maximum over/under voltage is limited by the input current except on the power supply pin.

### DC ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise specified): VD = 3.1 V to 3.5 V;  $T_A = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  (Commercial Grade).

Parameters	Symbol	Min	Тур	Max	Units
Power Supply Current - Unloaded (Note 3)	I <sub>D</sub>	-	12	18	mA
Power Dissipation - Unloaded (Note 3)	$P_{D}$	-	40	60	mW
Input Leakage Current	I <sub>IN</sub>	-	-	±10	μΑ
Input Capacitance	I <sub>C</sub>	-	8	-	pF
High-Level Input Voltage	V <sub>IH</sub>	70%	-	-	VD
Low-Level Input Voltage	$V_{IL}$	-	-	30%	VD
High-Level Output Voltage (I <sub>OH</sub> = -1.2 mA)	V <sub>OH</sub>	80%	-	-	VD
Low-Level Output Voltage (I <sub>OH</sub> = 1.2 mA)	$V_{OL}$	-	-	20%	VD

Notes: 3. To calculate the additional current consumption due to loading (per output pin), multiply clock output frequency by load capacitance and power supply voltage.
For example, f<sub>CLK\_OUT</sub> (49.152 MHz) \* C<sub>L</sub> (15 pF) \* VD (3.3 V) = 2.4 mA of additional current due to these loading conditions on CLK\_OUT.



# **AC ELECTRICAL CHARACTERISTICS**

Test Conditions (unless otherwise specified): VD = 3.1 V to 3.5 V;  $T_A = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  (Commercial Grade);  $C_1 = 15 \text{ pF}$ .

Parameters	Symbol	Conditions	Min	Тур	Max	Units
Crystal Frequency	f <sub>XTAL</sub>	RefClkDiv[1:0] = 10	8	-	14	MHz
Fundamental Mode XTAL		RefClkDiv[1:0] = 01	16	-	28	MHz
		RefClkDiv[1:0] = 00	32	-	50	MHz
Reference Clock Input Frequency	f <sub>REF_CLK</sub>	RefClkDiv[1:0] = 10	8	-	14	MHz
	_	RefClkDiv[1:0] = 01	16	-	28	MHz
		RefClkDiv[1:0] = 00	32	-	56	MHz
Reference Clock Input Duty Cycle	D <sub>REF_CLK</sub>		45	-	55	%
Internal System Clock Frequency	f <sub>SYS_CLK</sub>		8		14	MHz
Clock Input Frequency	f <sub>CLK_IN</sub>		50 Hz	-	30	MHz
Clock Input Pulse Width (Note 4)	pw <sub>CLK_IN</sub>	f <sub>CLK_IN</sub> < f <sub>SYS_CLK</sub> /96	2	-	-	UI
	_	$f_{CLK\_IN} > f_{SYS\_CLK}/96$	10	-	-	ns
Clock Skipping Timeout	t <sub>CS</sub>	(Notes 5, 6)	20	-	-	ms
Clock Skipping Input Frequency	f <sub>CLK_SKIP</sub>	(Note 6)	50 Hz	-	80	kHz
PLL Clock Output Frequency	f <sub>CLK_OUT</sub>		6	-	75	MHz
PLL Clock Output Duty Cycle	t <sub>OD</sub>	Measured at VD/2	45	50	55	%
Clock Output Rise Time	t <sub>OR</sub>	20% to 80% of VD	-	1.7	3.0	ns
Clock Output Fall Time	t <sub>OF</sub>	80% to 20% of VD	-	1.7	3.0	ns
Period Jitter	t <sub>JIT</sub>	(Note 7)	-	70	-	ps rms
Base Band Jitter (100 Hz to 40 kHz)		(Notes 7, 8)	-	50	-	ps rms
Wide Band Jitter (100 Hz Corner)		(Notes 7, 9)	-	175	-	ps rms
PLL Lock Time - CLK_IN (Note 10)	t <sub>LC</sub>	f <sub>CLK_IN</sub> < 200 kHz	-	100	200	UI
		f <sub>CLK_IN</sub> > 200 kHz	-	1	3	ms
PLL Lock Time - REF_CLK	$t_{LR}$	$f_{REF\_CLK} = 8 \text{ to } 75 \text{ MHz}$	-	1	3	ms
Output Frequency Synthesis Resolution (Note 11)	f <sub>err</sub>	High Resolution	0	-	±0.5	ppm
		High Multiplication	0	-	±112	ppm


Notes: 4. 1 UI (unit interval) corresponds to  $t_{SYS\_CLK}$  or  $1/f_{SYS\_CLK}$ .

- 5.  $t_{CS}$  represents the time from the removal of CLK\_IN by which CLK\_IN must be re-applied to ensure that PLL\_OUT continues while the PLL re-acquires lock. This timeout is based on the internal VCO frequency, with the minimum timeout occurring at the maximum VCO frequency. Lower VCO frequencies will result in larger values of  $t_{CS}$ .
- 6. Only valid in clock skipping mode; See "CLK\_IN Skipping Mode" on page 15 for more information.
- 7. f<sub>CLK OUT</sub> = 24.576 MHz; Sample size = 10,000 points; *AuxOutSrc[1:0]* = 11.
- 8. In accordance with AES-12id-2006 section 3.4.2. Measurements are Time Interval Error taken with 3rd order 100 Hz to 40 kHz bandpass filter.
- 9. In accordance with AES-12id-2006 section 3.4.1. Measurements are Time Interval Error taken with 3rd order 100 Hz Highpass filter.
- 10. 1 UI (unit interval) corresponds to t<sub>CLK IN</sub> or 1/f<sub>CLK IN</sub>.
- 11. The frequency accuracy of the PLL clock output is directly proportional to the frequency accuracy of the reference clock.



# PLL PERFORMANCE PLOTS

Test Conditions (unless otherwise specified): VD = 3.3 V;  $T_A$  = 25 °C (Commercial Grade);  $C_L$  = 15 pF;  $f_{CLK\_OUT}$  = 12.288 MHz;  $f_{CLK\_IN}$  = 12.288 MHz; Sample size = 10,000 points; Base Band Jitter (100 Hz to 40 kHz); AuxOutSrc[1:0] = 11.






Figure 2. CLK\_IN Sinusoidal Jitter Tolerance
Samples size = 2.5M points; Base Band Jitter (10Hz to 40kHz).

Figure 3. CLK\_IN Sinusoidal Jitter Transfer
Samples size = 2.5M points; Base Band Jitter (10Hz to 40kHz).




Figure 4. CLK\_IN Random Jitter Rejection and Tolerance



# CONTROL PORT SWITCHING CHARACTERISTICS- I2C FORMAT

Inputs: Logic 0 = GND; Logic 1 = VD;  $C_L = 20 \text{ pF}.$ 

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f <sub>scl</sub>	-	100	kHz
Bus Free-Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low Time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling (Note 12)	t <sub>hdd</sub>	0	-	μs
SDA Setup Time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of SCL and SDA	t <sub>r</sub>	-	1	μs
Fall Time SCL and SDA	t <sub>f</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs
Acknowledge Delay from SCL Falling	t <sub>ack</sub>	300	1000	ns
Delay from Supply Voltage Stable to Control Port Ready	t <sub>dpor</sub>	100	-	μs

**Notes:** 12. Data must be held for sufficient time to bridge the transition time,  $t_f$ , of SCL.




Figure 5. Control Port Timing - I<sup>2</sup>C Format



# **CONTROL PORT SWITCHING CHARACTERISTICS - SPI FORMAT**

Inputs: Logic 0 = GND; Logic 1 = VD;  $C_L = 20 \text{ pF}.$ 

Parameter		Symbol	Min	Max	Unit
CCLK Clock Frequency		f <sub>ccllk</sub>	-	6	MHz
CCLK Edge to CS Falling	(Note 13)	t <sub>spi</sub>	500	-	ns
CS High Time Between Transmissions		t <sub>csh</sub>	1.0	-	μs
CS Falling to CCLK Edge		t <sub>css</sub>	20	-	ns
CCLK Low Time		t <sub>scl</sub>	66	-	ns
CCLK High Time		t <sub>sch</sub>	66	-	ns
CDIN to CCLK Rising Setup Time		t <sub>dsu</sub>	40	-	ns
CCLK Rising to DATA Hold Time	(Note 14)	t <sub>dh</sub>	15	-	ns
Rise Time of CCLK and CDIN	(Note 15)	t <sub>r2</sub>	-	100	ns
Fall Time of CCLK and CDIN	(Note 15)	t <sub>f2</sub>	-	100	ns
Delay from Supply Voltage Stable to Control Port Ready		t <sub>dpor</sub>	100	-	μs

**Notes:** 13.  $t_{spi}$  is only needed before first falling edge of  $\overline{CS}$  after power is applied.  $t_{spi} = 0$  at all other times.

- 14. Data must be held for sufficient time to bridge the transition time of CCLK.
- 15. For  $f_{cclk} < 1$  MHz.




Figure 6. Control Port Timing - SPI Format (Write Only)



### 4. ARCHITECTURE OVERVIEW

# 4.1 Delta-Sigma Fractional-N Frequency Synthesizer

The core of the CS2000 is a Delta-Sigma Fractional-N Frequency Synthesizer which has very high-resolution for Input/Output clock ratios, low phase noise, very wide range of output frequencies and the ability to quickly tune to a new frequency. In very simplistic terms, the Fractional-N Frequency Synthesizer multiplies the Timing Reference Clock by the value of N to generate the PLL output clock. The desired output to input clock ratio is the value of N that is applied to the delta-sigma modulator (see Figure 7).

The analog PLL based frequency synthesizer uses a low-jitter timing reference clock as a time and phase reference for the internal voltage controlled oscillator (VCO). The phase comparator compares the fractional-N divided clock with the original timing reference and generates a control signal. The control signal is filtered by the internal loop filter to generate the VCO's control voltage which sets its output frequency. The delta-sigma modulator modulates the loop integer divide ratio to get the desired fractional ratio between the reference clock and the VCO output (thus the one's density of the modulator sets the fractional value). This allows the design to be optimized for very fast lock times for a wide range of output frequencies without the need for external filter components. As with any Fractional-N Frequency Synthesizer the timing reference clock should be stable and jitter-free.




Figure 7. Delta-Sigma Fractional-N Frequency Synthesizer

# 4.2 Hybrid Analog-Digital Phase Locked Loop

The addition of the Digital PLL and Fractional-N Logic (shown in Figure 8) to the Fractional-N Frequency Synthesizer creates the Hybrid Analog-Digital Phase Locked Loop with many advantages over classical analog PLL techniques. These advantages include the ability to operate over extremely wide frequency ranges without the need to change external loop filter components while maintaining impressive jitter reduction performance. In the Hybrid architecture, the Digital PLL calculates the ratio of the PLL output clock to the frequency reference and compares that to the desired ratio. The digital logic generates a value of N which is then applied to the Fractional-N frequency synthesizer to generate the desired PLL output frequency. Notice that the frequency and phase of the timing reference signal do not affect the output of the PLL since the digital control loop will correct for the PLL output. A major advantage of the Digital PLL is the ease with which the loop filter bandwidth can be altered. The PLL bandwidth is automatically set to a wide-bandwidth mode to quickly achieve lock and then reduced for optimal jitter rejection.






Figure 8. Hybrid Analog-Digital PLL

# 4.2.1 Fractional-N Source Selection for the Frequency Synthesizer

The fractional-N value for the frequency synthesizer can be sourced from either a static ratio or a dynamic ratio generated from the digital PLL (see Figure 9). This allows for the selection between operating in the static ratio based Frequency Synthesizer Mode as a simple frequency synthesizer (for frequency generation from the Timing Reference Clock) and in the dynamic ratio based Hybrid PLL Mode (for jitter reduction and clock multiplication). Selection between these two modes can either be made automatically based on the presence of the Frequency Reference Clock or manually through register controls.




Figure 9. Fractional-N Source Selection Overview



### 5. APPLICATIONS

# 5.1 Timing Reference Clock Input

The low jitter timing reference clock (RefClk) can be provided by either an external reference clock or an external crystal in conjunction with the internal oscillator. In order to maintain a stable and low-jitter PLL output the timing reference clock must also be stable and low-jitter; the quality of the timing reference clock directly affects the performance of the PLL and hence the quality of the PLL output.

# 5.1.1 Internal Timing Reference Clock Divider

The Internal Timing Reference Clock (SysClk) has a smaller maximum frequency than what is allowed on the XTI/REF\_CLK pin. The CS2000 supports the wider external frequency range by offering an internal divider for RefClk. The *RefClkDiv[1:0]* bits should be set such that SysClk, the divided RefClk, then falls within the valid range as indicated in "AC Electrical Characteristics" on page 8.




Figure 10. Internal Timing Reference Clock Divider

It should be noted that the maximum allowable input frequency of the XTI/REF\_CLK pin is dependent upon its configuration as either a crystal connection or external clock input. See the "AC Electrical Characteristics" on page 8 for more details.

For the lowest possible output jitter, attention should be paid to the absolute frequency of the Timing Reference Clock relative to the PLL Output frequency (CLK\_OUT). To minimize output jitter, the Timing Reference Clock frequency should be chosen such that  $f_{RefClk}$  is at least +/-15 kHz from  $f_{CLK_OUT}^*N/32$  where N is an integer. Figure 11 shows the effect of varying the RefClk frequency around  $f_{CLK_OUT}^*N/32$ . It should be noted that there will be a jitter null at the zero point when N = 32 (not shown in Figure 11). An example of how to determine the range of RefClk frequencies around 12 MHz to be used in order to achieve the lowest jitter PLL output at a frequency of 12.288 MHz is as follows:

$$\begin{split} f_L &\leq f_{RefClk} \leq f_H \text{ where:} \\ f_L &= f_{\text{CLK\_OUT}} \times \frac{31}{32} + 15kHz \\ &= 12.288MHz \times 0.96875 + 15kHz \\ &= 11.919MHz \\ \text{and} \\ f_H &= f_{\text{CLK\_OUT}} \times \frac{32}{32} - 15kHz \\ &= 12.288MHz \times 1 + 15kHz \\ &= 12.273MHz \end{split}$$




Figure 11. REF\_CLK Frequency vs a Fixed CLK\_OUT

Referenced Control	Register Location
RefClkDiv[1:0]	"Reference Clock Input Divider (RefClkDiv[1:0])" on page 32



### 5.1.2 Crystal Connections (XTI and XTO)

An external crystal may be used to generate RefClk. To accomplish this, a 20 pF fundamental mode parallel resonant crystal must be connected between the XTI and XTO pins as shown in Figure 12. As shown, nothing other than the crystal and its load capacitors should be connected to XTI and XTO. Please refer to the "AC Electrical Characteristics" on page 8 for the allowed crystal frequency range.




Figure 12. External Component Requirements for Crystal Circuit

#### 5.1.3 External Reference Clock (REF\_CLK)

For operation with an externally generated REF\_CLK signal, XTI/REF\_CLK should be connected to the reference clock source and XTO should be left unconnected or pulled low through a 47 k $\Omega$  resistor to GND.

# 5.2 Frequency Reference Clock Input, CLK\_IN

The frequency reference clock input (CLK\_IN) is used in Hybrid PLL Mode by the Digital PLL and Fractional-N Logic block to dynamically generate a fractional-N value for the Frequency Synthesizer (see "Hybrid Analog-Digital PLL" on page 13). The Digital PLL first compares the CLK\_IN frequency to the PLL output. The Fractional-N logic block then translates the desired ratio based off of CLK\_IN to one based off of the internal timing reference clock (SysClk). This allows the low-jitter timing reference clock to be used as the clock which the Frequency Synthesizer multiplies while maintaining synchronicity with the frequency reference clock through the Digital PLL. The allowable frequency range for CLK\_IN is found in the "AC Electrical Characteristics" on page 8.

# 5.2.1 CLK\_IN Skipping Mode

CLK\_IN skipping mode allows the PLL to maintain lock even when the CLK\_IN signal has missing pulses for up to 20 ms (t<sub>CS</sub>) at a time (see "AC Electrical Characteristics" on page 8 for specifications). CLK\_IN skipping mode can only be used when the CLK\_IN frequency is below 80 kHz and CLK\_IN is reapplied within 20 ms of being removed. The *ClkSkipEn* bit enables this function.



Regardless of the setting of the *ClkSkipEn* bit the PLL output will continue for 2<sup>23</sup> SysClk cycles (466 ms to 1048 ms) after CLK\_IN is removed (see Figure 13). This is true as long as CLK\_IN does not glitch or have an effective change in period as the clock source is removed, otherwise the PLL will interpret this as a change in frequency causing clock skipping and the 2<sup>23</sup> SysClk cycle time-out to be bypassed and the PLL to immediately unlock. If the prior conditions are met while CLK\_IN is removed and 2<sup>23</sup> SysClk cycles pass, the PLL will unlock and the PLL\_OUT state will be determined by the *ClkOutUnl* bit; See "PLL Clock Output" on page 23. If CLK\_IN is re-applied after such time, the PLL will remain unlocked for the specified time listed in the "AC Electrical Characteristics" on page 8 after which lock will be acquired and the PLL output will resume.




Figure 13. CLK IN removed for  $> 2^{23}$  SysClk cycles

If it is expected that CLK\_IN will be removed and then reapplied within  $2^{23}$  SysClk cycles but later than  $t_{CS}$ , the ClkSkipEn bit should be disabled. If it is not disabled, the device will behave as shown in Figure 14; note that the lower figure shows that the PLL output frequency may change and be incorrect without an indication of an unlock condition.




Figure 14. CLK\_IN removed for  $< 2^{23}$  SysClk cycles but  $> t_{CS}$ 



If CLK\_IN is removed and then re-applied within  $t_{CS}$ , the  $\mathit{ClkSkipEn}$  bit determines whether PLL\_OUT continues while the PLL re-acquires lock (see Figure 15). When  $\mathit{ClkSkipEn}$  is disabled and CLK\_IN is removed the PLL output will continue until CLK\_IN is re-applied at which point the PLL will go unlocked only for the time it takes to acquire lock; the PLL\_OUT state will be determined by the  $\mathit{ClkOutUnl}$  bit during this time. When  $\mathit{ClkSkipEn}$  is enabled and CLK\_IN is removed the PLL output clock will remain continuous throughout the missing CLK\_IN period including the time while the PLL re-acquires lock.




Figure 15. CLK\_IN removed for  $< t_{CS}$ 

Referenced Control	Register Location
ClkSkipEnClkOutUnl	

# 5.2.2 Adjusting the Minimum Loop Bandwidth for CLK\_IN

The CS2000 allows the minimum loop bandwidth of the Digital PLL to be adjusted between 1 Hz and 128 Hz using the *ClkIn\_BW[2:0]* bits. The minimum loop bandwidth of the Digital PLL directly affects the jitter transfer function; specifically, jitter frequencies below the loop bandwidth corner are passed from the PLL input directly to the PLL output without attenuation. In some applications it is desirable to have a very low minimum loop bandwidth to reject very low jitter frequencies, commonly referred to as wander. In others it may be preferable to remove only higher frequency jitter, allowing the input wander to pass through the PLL without attenuation.



Typically, applications in which the PLL\_OUT signal creates a new clock domain from which all other system clocks and associated data are derived will benefit from the maximum jitter and wander rejection of the lowest PLL bandwidth setting. See Figure 16.




Figure 16. Low bandwidth and new clock domain

Systems in which some clocks and data are derived from the PLL\_OUT signal while other clocks and data are derived from the CLK\_IN signal will often require phase alignment of all the clocks and data in the system. See Figure 17. If there is substantial wander on the CLK\_IN signal in these applications, it may be necessary to increase the minimum loop bandwidth allowing this wander to pass through to the CLK\_OUT signal in order to maintain phase alignment. For these applications, it is advised to experiment with the loop bandwidth settings and choose the lowest bandwidth setting that does not produce system timing errors due to wandering between the clocks and data synchronous to the CLK\_IN domain and those synchronous to the PLL\_OUT domain.




Figure 17. High bandwidth with CLK IN domain re-use

It should be noted that manual adjustment of the minimum loop bandwidth is not necessary to acquire lock; this adjustment is made automatically by the Digital PLL. While acquiring lock, the digital loop bandwidth is automatically set to a large value. Once lock is achieved, the digital loop bandwidth will settle to the minimum value selected by the *ClkIn\_BW[2:0]* bits.

Referenced Control	Register Location
ClkIn_BW[2:0]	"Clock Input Bandwidth (ClkIn_BW[2:0])" on page 33



# 5.3 Output to Input Frequency Ratio Configuration

### 5.3.1 User Defined Ratio (R<sub>UD</sub>), Frequency Synthesizer Mode

The User Defined Ratio,  $R_{UD}$ , is a 32-bit un-signed fixed-point number which determines the basis for the desired input to output clock ratio. Up to four different ratios,  $Ratio_{0-3}$ , can be stored in the CS2000 register space. The ratio pointed to by the RSel[1:0] bits is the currently selected ratio for the static ratio based Frequency Synthesizer Mode. The 32-bit  $R_{UD}$  is represented in a high-resolution 12.20 format where the 12 MSBs represent the integer binary portion while the remaining 20 LSBs represent the fractional binary portion. The maximum multiplication factor is approximately 4096 with a resolution of 0.954 PPM in this configuration. See "Calculating the User Defined Ratio" on page 34 for more information.

The status of internal dividers, such as the internal timing reference clock divider, are automatically taken into account. Therefore R<sub>UD</sub> is simply the desired ratio of the output to input clock frequencies.

Referenced Control	Register Location
Ratio <sub>0-3</sub>	"Ratio 0 - 3 (Address 06h - 15h)" on page 31
Rsel[1:0]	"Ratio Selection (RSel[1:0])" on page 29

# 5.3.2 User Defined Ratio (R<sub>UD</sub>), Hybrid PLL Mode

The same four ratio locations, *Ratio*<sub>0-3</sub>, are used to store the User Defined Ratios for Hybrid PLL Mode. The User Defined Ratio pointed to by the *LockClk*[1:0] bits is the currently selected ratio for the dynamic ratio based Hybrid PLL Mode.

In addition to the High-Resolution format, a High-Multiplication format is also available. In the High-Multiplication Format Mode, the 32-bit  $R_{UD}$  is represented in a 20.12 format where the 20 MSBs represent the integer binary portion while the remaining 12 LSBs represent the fractional binary portion. In this configuration, the maximum multiplication factor is approximately 1,048,575 with a resolution of 244 PPM.

The ratio format default is 20.12. The 20.12 ratio format is only available when both the *LFRatioCfg* bit is cleared (20.12) and the *FracNSrc* bit is set (dynamic ratio). In Auto Fractional-N Source Mode (see section 5.3.5.2 on page 21) when CLK\_IN is not present the *LFRatioCfg* bit is ignored and the ratio format is 12.20.

It is recommended that the 12.20 High-Resolution format be utilized whenever the desired ratio is less than 4096 since the output frequency accuracy of the PLL is directly proportional to the accuracy of the timing reference clock and the resolution of the  $R_{\text{UD}}$ .

Referenced Control	Register Location
LockClk[1:0]	
LFRatioCfg	"Low-Frequency Ratio Configuration (LFRatioCfg)" on page 32
FracNSrc	"Fractional-N Source for Frequency Synthesizer (FracNSrc)" section on page 30



# 5.3.3 Ratio Modifier (R-Mod)

The Ratio Modifier is used to internally multiply/divide the currently addressed  $R_{UD}$  (the  $Ratio_{0-3}$  stored in the register space remain unchanged). The available options for  $R_{MOD}$  are summarized in Table 1 on page 20.

The R-Mod value selected by *RModSel[2:0]* is always used in the calculation for the Effective Ratio (R<sub>EFF</sub>), see "Effective Ratio (REFF)" on page 20. If R-Mod is not desired, *RModSel[2:0]* should be left at its default value of '000', which corresponds to an R-Mod value of 1, thereby effectively disabling the ratio modifier.

RModSel[2:0]	Ratio Modifier
000	1
001	2
010	4
011	8
100	0.5
101	0.25
110	0.125
111	0.0625

Table 1. Ratio Modifier

Referenced Control	Register Location
Ratio <sub>0-3</sub>	"Ratio 0 - 3 (Address 06h - 15h)" on page 31
RModSel[2:0]	"R-Mod Selection (RModSel[2:0])" section on page 29

# 5.3.4 Effective Ratio (R<sub>FFF</sub>)

The Effective Ratio ( $R_{EFF}$ ) is an internal calculation comprised of  $R_{UD}$  and the appropriate modifiers, as previously described.  $R_{EFF}$  is calculated as follows:

$$R_{EFF} = R_{UD} \bullet R_{MOD}$$

To simplify operation the device handles some of the ratio calculation functions automatically (such as when the internal timing reference clock divider is set). For this reason, the Effective Ratio does not need to be altered to account for internal dividers.

Ratio modifiers which would produce an overflow or truncation of  $R_{EFF}$  should not be used; For example if  $R_{UD}$  is 1024 an  $R_{MOD}$  of 8 would produce an  $R_{EFF}$  value of 8192 which exceeds the 4096 limit of the 12.20 format. In all cases, the maximum and minimum allowable values for  $R_{EFF}$  are dictated by the frequency limits for both the input and output clocks as shown in the "AC Electrical Characteristics" on page 8.

Selection of the user defined ratio from the four stored ratios is made by using the RSel[1:0] bits unless auto clock switching is enabled in which case the LockClk[1:0] bits also select the ratio (see "Manual Fractional-N Source Selection for the Frequency Synthesizer" on page 21).

Referenced Control	Register Location
RSel[1:0]	"Ratio Selection (RSel[1:0])" on page 29
LockClk[1:0]	"Lock Clock Ratio (LockClk[1:0])" section on page 30



#### 5.3.5 Fractional-N Source Selection

To select between the static ratio based Frequency Synthesizer Mode and the dynamic ratio based Hybrid PLL Mode, the source for the fractional-N value for the Frequency Synthesizer must be changed. The Fractional-N value can either be sourced directly from the Effective Ratio (static ratio) or from the output of the Digital PLL (dynamic ratio) (see Figure 18 on page 22). The setting of this function can be made manual or automatically depending on the presence of CLK\_IN.

#### 5.3.5.1 Manual Fractional-N Source Selection for the Frequency Synthesizer

Manual selection of the fractional-N source for the frequency synthesizer is made by setting the *FracNSrc* bit to select the desired ratio source. The *LockClk[1:0]* bits (even if unused) must be set to the same value as the *RSel[1:0]* bits in order to maintain manual selectability of this function (see Section 5.3.5.2 on page 21).

Referenced Control	Register Location
Rsel[1:0]	"Device Configuration 1 (Address 03h)" on page 29
LockClk[1:0]	"Device Configuration 2 (Address 04h)" section on page 30
FracNSrc	"Device Configuration 2 (Address 04h)" section on page 30

### 5.3.5.2 Automatic Fractional-N Source Selection for the Frequency Synthesizer

Automatic source selection allows for the selection of the frequency synthesizer's fractional-N value to be made dependent on the presence of the CLK\_IN signal. When CLK\_IN is present the device will use the dynamic ratio generated from the Digital PLL and CLK\_IN for Hybrid PLL Mode. When CLK\_IN is not present, the device will use RefClk and the static ratio for Frequency Synthesizer Mode. Before switching to SysClk and re-acquiring lock the CS2000 will wait for 2<sup>23</sup> SysClk cycles after losing CLK\_IN (see "CLK\_IN Skipping Mode" on page 15).

The User Defined Ratio pointed to by *RSel[1:0]* should contain the desired CLK\_OUT to RefClk ratio to be used when CLK\_IN is not present. The User Defined Ratio pointed to by *LockClk[1:0]* should contain the desired CLK\_OUT to CLK\_IN ratio to be used when CLK\_IN is present. Automatic source selection is enabled when the *LockClk[1:0]* bits are set to point to a different User Defined Ratio from the one pointed to by the *RSel[1:0]* bits.

When automatic source selection is enabled, the *FracNSrc* bit (used for manual clock selection) will be ignored.

To disable the automatic source selection feature, set the *LockClk[1:0]* bits and the *RSel[1:0]* bits to the same value. The *FracNSrc* bit must then be used to select the desired clock used for the PLL's frequency reference.

Referenced Control	Register Location
RSel[1:0]	"Ratio Selection (RSel[1:0])" on page 29
LockClk[1:0]	"Lock Clock Ratio (LockClk[1:0])" section on page 30
FracNSrc	"Fractional-N Source for Frequency Synthesizer (FracNSrc)" section on page 30



# 5.3.6 Ratio Configuration Summary

The  $R_{UD}$  is the user defined ratio for which up to four different values ( $Ratio_{0-3}$ ) can be stored in the register space. The RSel[1:0] or LockClk[1:0] bits then select the user defined ratio to be used (depending on if static or dynamic ratio mode is to be used). The resolution for the  $R_{UD}$  is selectable, for the dynamic ratio mode, by setting LFRatioCfg. R-Mod is applied if selected. The user defined ratio, and ratio modifier make up the effective ratio  $R_{EFF}$ , the final calculation used to determine the output to input clock ratio. The effective ratio is then corrected for the internal dividers. The frequency synthesizer's fractional-N source selection is made between the static ratio (in frequency synthesizer mode) or the dynamic ratio generated from the digital PLL (in Hybrid PLL mode) by either the FracNSrc bit for manual mode or the presence of  $CLK_IN$  in automatic mode. The conceptual diagram in Figure 18 summarizes the features involved in the calculation of the ratio values used to generate the fractional-N value which controls the Frequency Synthesizer.




Figure 18. Ratio Feature Summary

Referenced Control	Register Location
Ratio <sub>0-3</sub>	"Ratio 0 - 3 (Address 06h - 15h)" on page 31
RSel[1:0]	
LockClk[1:0]	"Lock Clock Ratio (LockClk[1:0])" section on page 30
LFRatioCfg	"Low-Frequency Ratio Configuration (LFRatioCfg)" on page 32
RModSel[2:0]	"R-Mod Selection (RModSel[2:0])" section on page 29
RefClkDiv[1:0]	
FracNSrc	"Fractional-N Source for Frequency Synthesizer (FracNSrc)" section on page 30



### 5.4 PLL Clock Output

The PLL clock output pin (CLK\_OUT) provides a buffered version of the output of the frequency synthesizer. The driver can be set to high-impedance with the *ClkOutDis* bit.

The output from the PLL automatically drives a static low condition while the PLL is un-locked (when the clock may be unreliable). This feature can be disabled by setting the *ClkOutUnl* bit, however the state CLK\_OUT may then be unreliable during an unlock condition.




Figure 19. PLL Clock Output Options

Referenced Control	Register Location
ClkOutUnl	"Enable PLL Clock Output on Unlock (ClkOutUnl)" on page 32
ClkOutDis	" "PLL Clock Output Disable (ClkOutDis)" on page 29

# 5.5 Auxiliary Output

The auxiliary output pin (AUX\_OUT) can be mapped, as shown in Figure 20, to one of four signals: reference clock (RefClk), input clock (CLK\_IN), additional PLL clock output (CLK\_OUT), or a PLL lock indicator (Lock). The mux is controlled via the *AuxOutSrc[1:0]* bits. If AUX\_OUT is set to Lock, the *AuxLockCfg* bit is then used to control the output driver type and polarity of the LOCK signal (see section 8.7.2 on page 32). If AUX\_OUT is set to CLK\_OUT the phase of the PLL Clock Output signal on AUX\_OUT may differ from the CLK\_OUT pin. The driver for the pin can be set to high-impedance using the *AuxOutDis* bit.




Figure 20. Auxiliary Output Selection

Referenced Control	Register Location
AuxOutSrc[1:0]	"Auxiliary Output Source Selection (AuxOutSrc[1:0])" on page 29
AuxOutDis	"Auxiliary Output Disable (AuxOutDis)" on page 28
AuxLockCfg	"AUX PLL Lock Output Configuration (AuxLockCfg)" section on page 32



# 5.6 Clock Output Stability Considerations

#### 5.6.1 Output Switching

CS2000 is designed such that re-configuration of the clock routing functions do not result in a partial clock period on any of the active outputs (CLK\_OUT and/or AUX\_OUT). In particular, enabling or disabling an output, changing the auxiliary output source between REF\_CLK and CLK\_OUT, changing between Frequency Synthesizer and Hybrid PLL Mode, and the automatic disabling of the output(s) during unlock will not cause a runt or partial clock period.

The following exceptions/limitations exist:

- Enabling/disabling AUX\_OUT when AuxOutSrc[1:0] = 11 (unlock indicator).
- Switching AuxOutSrc[1:0] to or from 01 (PLL clock input) and to or from 11 (unlock indicator) (Transitions between AuxOutSrc[1:0] = [00,10] will not produce a glitch).
- Changing the ClkOutUnl bit while the PLL is in operation.

When any of these exceptions occur, a partial clock period on the output may result.

#### 5.6.2 PLL Unlock Conditions

Certain changes to the clock inputs and registers can cause the PLL to lose lock which will affect the presence the clock signal on CLK\_OUT. The following outlines which conditions cause the PLL to go unlocked:

- Changes made to the registers which affect the Fraction-N value that is used by the Frequency Synthesizer. This includes all the bits shown in Figure 18 on page 22.
- Any discontinuities on the Timing Reference Clock, REF CLK.
- Discontinuities on the Frequency Reference Clock, CLK\_IN, except when the Clock Skipping feature
  is enabled and the requirements of Clock Skipping are satisfied (see "CLK\_IN Skipping Mode" on
  page 15).
- Gradual changes in CLK\_IN frequency greater than ±30% from the starting frequency.
- Step changes in CLK IN frequency.

# 5.7 Required Power Up Sequencing

- Apply power to the device. The output pins will remain low until the device is configured with a valid ratio
  via the control port.
- Write the desired operational configurations. The EnDevCfg1 and EnDevCfg2 bits must be set to 1 during the initialization register writes; the order does not matter.
  - The Freeze bit may be set prior to this step and cleared afterward to ensure all settings take effect at the same time.

#### 6. SPI / I<sup>2</sup>C CONTROL PORT

The control port is used to access the registers and allows the device to be configured for the desired operational modes and formats. The operation of the control port may be completely asynchronous with respect to device inputs and outputs. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.



The control port operates with either the SPI or  $I^2C$  interface, with the CS2000 acting as a slave device. SPI Mode is selected if there is a high-to-low transition on the AD0/ $\overline{CS}$  pin after power-up.  $I^2C$  Mode is selected by connecting the AD0/ $\overline{CS}$  pin through a resistor to VD or GND, thereby permanently selecting the desired AD0 bit address state. In both modes the EnDevCfg1 and EnDevCfg2 bits must be set to 1 for normal operation.

WARNING: All "Reserved" registers must maintain their default state to ensure proper functional operation.

Referenced Control	Register Location
EnDevCfg1	"Enable Device Configuration Registers 1 (EnDevCfg1)" on page 30
EnDevCfg2	"Enable Device Configuration Registers 2 (EnDevCfg2)" section on page 31

#### 6.1 SPI Control

In SPI Mode,  $\overline{CS}$  is the chip select signal; CCLK is the control port bit clock (sourced from a microcontroller), and CDIN is the input data line from the microcontroller. Data is clocked in on the rising edge of CCLK. The device only supports write operations.

Figure 21 shows the operation of the control port in SPI Mode. To write to a register, bring  $\overline{CS}$  low. The first eight bits on CDIN form the chip address and must be 10011110. The next eight bits form the Memory Address Pointer (MAP), which is set to the address of the register that is to be updated. The next eight bits are the data which will be placed into the register designated by the MAP.

There is MAP auto increment capability, enabled by the INCR bit in the MAP register. If INCR is a zero, the MAP will stay constant for successive read or writes. If INCR is set to a 1, the MAP will automatically increment after each byte is read or written, allowing block writes of successive registers.




Figure 21. Control Port Timing in SPI Mode

### 6.2 I<sup>2</sup>C Control

In I<sup>2</sup>C Mode, SDA is a bidirectional data line. Data is clocked into and out of the device by the clock, SCL. There is no CS pin. The AD0 pin forms the least-significant bit of the chip address and should be connected to VD or GND as appropriate. The state of the AD0 pin should be maintained throughout operation of the device.

The signal timings for a read and write cycle are shown in Figure 22 and Figure 23. A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS2000 after a Start condition consists of the 7-bit chip address field and a R/W bit (high for a read, low for a write). The upper 6 bits of the 7-bit address field are fixed at 100111 followed by the logic state of the AD0 pin. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer (MAP) which selects the register to be read or written. If the operation is a read, the contents of the register pointed to by the MAP will be output. Setting the auto increment bit in MAP allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit. The ACK bit is output from the CS2000 after each input byte is read and is input from the microcontroller after each transmitted byte.




Figure 22. Control Port Timing, I<sup>2</sup>C Write




Figure 23. Control Port Timing, I<sup>2</sup>C Aborted Write + Read

Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown in Figure 22, the write operation is aborted after the acknowledge for the MAP byte by sending a stop condition. The following pseudocode illustrates an aborted write operation followed by a read operation.

Send start condition.

Send 100111x0 (chip address & write operation).

Receive acknowledge bit.

Send MAP byte, auto increment off.

Receive acknowledge bit.

Send stop condition, aborting write.

Send start condition.

Send 100111x1(chip address & read operation).

Receive acknowledge bit.

Receive byte, contents of selected register.

Send acknowledge bit.

Send stop condition.

Setting the auto increment bit in the MAP allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit.



# 6.3 Memory Address Pointer

The Memory Address Pointer (MAP) byte comes after the address byte and selects the register to be read or written. Refer to the pseudocode above for implementation details.

### 6.3.1 Map Auto Increment

The device has MAP auto increment capability enabled by the INCR bit (the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive I<sup>2</sup>C writes or reads and SPI writes. If INCR is set to 1, MAP will auto increment after each byte is read or written, allowing block reads or writes of successive registers.

### 7. REGISTER QUICK REFERENCE

This table shows the register and bit names with their associated default values. *EnDevCfg1* and *EnDevCfg2* bits must be set to 1 for normal operation.

WARNING: All "Reserved" registers must maintain their default state to ensure proper functional operation.

Adr	Name	7	6	5	4	3	2	1	0	
	Device ID	Device4	Device3	Device2	Device1	Device0	Revision2	Revision1	Revision0	
p 28	501100 15	0	0	0	0	0	X	X	X	
-	Device Ctrl	Unlock	Reserved	Reserved	Reserved	Reserved	Reserved	AuxOutDis	ClkOutDis	
p 28		X	X	X	0	0	0	0	0	
<u> </u>	Device Cfg 1	RModSel2	RModSel1	RModSel0	RSel1	RSel0	AuxOutSrc1	AuxOutSrc0		
p 29	3	0	0	0	0	0	0	0	0	
_	Device Cfg 2	Reserved	Reserved	Reserved	Reserved	Reserved	LockClk1	LockClk0	FracNSrc	
p 30	3	0	0	0	0	0	0	0	0	
05h	Global Cfg	Reserved	Reserved	Reserved	Reserved	Freeze	Reserved	Reserved	EnDevCfg2	
p 30	9	0	0	0	0	0	0	0	0	
		MSB							MSB-7	
06h	32-Bit	MSB-8							MSB-15	
- 09h	Ratio 0	LSB+15							LSB+8	
0311		LSB+7							LSB	
		MSB							MSB-7	
0Ah	32-Bit	MSB-8							MSB-15	
ODh	Ratio 1	LSB+15							LSB+8	
ODII		LSB+7								
		MSB							MSB-7	
0Eh	32-Bit	MSB-8							MSB-15	
11h	Ratio 2	LSB+15							LSB+8	
		LSB+7							LSB	
		MSB							MSB-7	
12h	32-Bit	MSB-8							MSB-15	
- 15h	Ratio 3	LSB+15							LSB+8	
		LSB+7							LSB	
16h	Funct Cfg 1	ClkSkipEn	AuxLockCfg	Reserved	RefClkDiv1	RefClkDiv0	Reserved	Reserved	Reserved	
p 31		0	0	0	0	0	0	0	0	
17h	Funct Cfg 2	Reserved	Reserved	Reserved	ClkOutUnl	LFRatioCfg	Reserved	Reserved	Reserved	
p 32		0	0	0	0	0	0	0	0	
1Eh	Funct Cfg 3	Reserved	ClkIn_BW2	ClkIn_BW1	ClkIn_BW0	Reserved	Reserved	Reserved	Reserved	
p 32		0	0	0	0	0	0	0	0	



#### 8. REGISTER DESCRIPTIONS

In I<sup>2</sup>C Mode all registers are read/write unless otherwise stated. In SPI mode all registers are write only. All "Reserved" registers must maintain their default state to ensure proper functional operation. The default state of each bit after a power-up sequence or reset is indicated by the shaded row in the bit decode table and in the "Register Quick Reference" on page 27.

Control port mode is entered when the device recognizes a valid chip address input on its I<sup>2</sup>C/SPI serial control pins and the *EnDevCfg1* and *EnDevCfg2* bits are set to 1.

### 8.1 Device I.D. and Revision (Address 01h)

7	6	5	4	3	2	1	0
Device4	Device3	Device2	Device1	Device0	Revision2	Revision1	Revision0

# 8.1.1 Device Identification (Device[4:0]) - Read Only

I.D. code for the CS2000.

Device[4:0]	Device
00000	CS2000.

# 8.1.2 Device Revision (Revision[2:0]) - Read Only

CS2000 revision level.

REVID[2:0]	Revision Level
100	B2 and B3
110	C1

### 8.2 Device Control (Address 02h)

7	6	5	4	3	2	1	0
Unlock	Reserved	Reserved	Reserved	Reserved	Reserved	AuxOutDis	ClkOutDis

### 8.2.1 Unlock Indicator (Unlock) - Read Only

Indicates the lock state of the PLL.

Unlock	PLL Lock State
0	PLL is Locked.
1	PLL is Unlocked.

# 8.2.2 Auxiliary Output Disable (AuxOutDis)

This bit controls the output driver for the AUX\_OUT pin.

AuxOutDis	Output Driver State
0	AUX_OUT output driver enabled.
1	AUX_OUT output driver set to high-impedance.
Application:	"Auxiliary Output" on page 23



# 8.2.3 PLL Clock Output Disable (ClkOutDis)

This bit controls the output driver for the CLK\_OUT pin.

ClkOutDis	Output Driver State
0	CLK_OUT output driver enabled.
1	CLK_OUT output driver set to high-impedance.
Application:	"PLL Clock Output" on page 23

# 8.3 Device Configuration 1 (Address 03h)

7	6	5	4	3	2	1	0
RModSel2	RModSel1	RModSel0	RSel1	RSel0	AuxOutSrc1	AuxOutSrc0	EnDevCfg1

# 8.3.1 R-Mod Selection (RModSel[2:0])

Selects the R-Mod value, which is used as a factor in determining the PLL's Fractional N.

RModSel[2:0]	R-Mod Selection			
000	Left-shift R-value by 0 (x 1).			
001	Left-shift R-value by 1 (x 2).			
010	Left-shift R-value by 2 (x 4).			
011	Left-shift R-value by 3 (x 8).			
100	Right-shift R-value by 1 (÷ 2).			
101	Right-shift R-value by 2 (÷ 4).			
110	Right-shift R-value by 3 (÷ 8).			
111	Right-shift R-value by 4 (÷ 16).			
Application:	"Ratio Modifier (R-Mod)" on page 20			

# 8.3.2 Ratio Selection (RSel[1:0])

Selects one of the four stored User Defined Ratios for use in the static ratio based Frequency Synthesizer Mode.

RSel[1:0]	Ratio Selection
00	Ratio 0.
01	Ratio 1.
10	Ratio 2.
11	Ratio 3.
Application:	"User Defined Ratio (RUD), Frequency Synthesizer Mode" on page 19

# 8.3.3 Auxiliary Output Source Selection (AuxOutSrc[1:0])

Selects the source of the AUX\_OUT signal.

AuxOutSrc[1:0]	Auxiliary Output Source
00	RefClk.
01	CLK_IN.
10	CLK_OUT.
11	PLL Lock Status Indicator.
Application:	"Auxiliary Output" on page 23

**Note:** When set to 11, *AuxLckCfg* sets the polarity and driver type. See "AUX PLL Lock Output Configuration (AuxLockCfg)" on page 32.



# 8.3.4 Enable Device Configuration Registers 1 (EnDevCfg1)

This bit, in conjunction with *EnDevCfg2*, configures the device for control port mode. These *EnDevCfg* bits can be set in any order and at any time during the control port access sequence, however they must both be set before normal operation can occur.

EnDevCfg1	Register State
0	Disabled.
1	Enabled.
Application:	"SPI / I <sup>2</sup> C Control Port" on page 24

**Note:** EnDevCfg2 must also be set to enable control port mode. See "SPI / I<sup>2</sup>C Control Port" on page 24.

# 8.4 Device Configuration 2 (Address 04h)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	LockClk1	LockClk0	FracNSrc

# 8.4.1 Lock Clock Ratio (LockClk[1:0])

Selects one of the four stored User Defined Ratios for use in the dynamic ratio based Hybrid PLL Mode.

LockClk[1:0]	CLK_IN Ratio Selection
00	Ratio 0.
01	Ratio 1.
10	Ratio 2.
11	Ratio 3.
Application:	Section 5.3.2 on page 19

# 8.4.2 Fractional-N Source for Frequency Synthesizer (FracNSrc)

Selects static or dynamic ratio mode when auto clock switching is disabled.

FracNSrc	Fractional-N Source Selection				
0	Static Ratio directly from R <sub>EFF</sub> for Frequency Synthesizer Mode				
1	Dynamic Ratio from Digital PLL for Hybrid PLL Mode				
Application: "Fractional-N Source Selection" on page 21					

# 8.5 Global Configuration (Address 05h)

7	6	5	4	3	2	1	0
Rese	ved Reserved	Reserved	Reserved	Freeze	Reserved	Reserved	EnDevCfg2

# 8.5.1 Device Configuration Freeze (Freeze)

Setting this bit allows writes to the Device Control and Device Configuration registers (address 02h - 04h) but keeps them from taking effect until this bit is cleared.

FREEZE	Device Control and Configuration Registers				
0	Register changes take effect immediately.				
11	Modifications may be made to Device Control and Device Configuration registers (registers 02h-04h) without the changes taking effect until after the FREEZE bit is cleared.				



# 8.5.2 Enable Device Configuration Registers 2 (EnDevCfg2)

This bit, in conjunction with *EnDevCfg1*, configures the device for control port mode. These *EnDevCfg* bits can be set in any order and at any time during the control port access sequence, however they must both be set before normal operation can occur.

EnDevCfg2	Register State
0	Disabled.
1	Enabled.
Application:	"SPI / I <sup>2</sup> C Control Port" on page 24

**Note:** EnDevCfg1 must also be set to enable control port mode. See "SPI / I²C Control Port" on page 24.

### 8.6 Ratio 0 - 3 (Address 06h - 15h)

7	6	5	4	3	2	1	0
MSB							MSB-7
MSB-8							MSB-15
LSB+15							LSB+8
LSB+7							LSB

These registers contain the User Defined Ratios as shown in the "Register Quick Reference" section on page 27. Each group of 4 registers forms a single 32-bit ratio value as shown above. See "Output to Input Frequency Ratio Configuration" on page 19 and "Calculating the User Defined Ratio" on page 34 for more details.

# 8.7 Function Configuration 1 (Address 16h)

7	6	5	4	3	2	1	0	
ClkSkipEn	AuxLockCfg	Reserved	RefClkDiv1	RefClkDiv0	Reserved	Reserved	Reserved	Ì

### 8.7.1 Clock Skip Enable (ClkSkipEn)

This bit enables clock skipping mode for the PLL and allows the PLL to maintain lock even when the CLK\_IN has missing pulses.

ClkSkipEn	PLL Clock Skipping Mode			
0	Disabled.			
1	Enabled.			
Application:	"CLK_IN Skipping Mode" on page 15			

**Note:**  $f_{CLK\_IN}$  must be < 80 kHz and re-applied within 20 ms to use this feature.



# 8.7.2 AUX PLL Lock Output Configuration (AuxLockCfg)

When the AUX\_OUT pin is configured as a lock indicator (AuxOutSrc[1:0] = 11), this bit configures the AUX\_OUT driver to either push-pull or open drain. It also determines the polarity of the lock signal. If AUX\_OUT is configured as a clock output, the state of this bit is disregarded.

AuxLockCfg	AUX_OUT Driver Configuration			
0	Push-Pull, Active High (output 'high' for unlocked condition, 'low' for locked condition).			
1	Open Drain, Active Low (output 'low' for unlocked condition, high-Z for locked condition).			
Application:	"Auxiliary Output" on page 23			

**Note:** AUX\_OUT is an **un**lock indicator, signalling an error condition when the PLL is unlocked. Therefore, the pin polarity is defined relative to the **un**lock condition.

# 8.7.3 Reference Clock Input Divider (RefClkDiv[1:0])

Selects the input divider for the timing reference clock.

RefClkDiv[1:0]	Reference Clock Input Divider	REF_CLK Frequency Range			
00	÷ 4.	32 MHz to 56 MHz (50 MHz with XTI)			
01	÷ 2.	16 MHz to 28 MHz			
10	÷ 1.	8 MHz to 14 MHz			
11	Reserved.				
Application:	"Internal Timing Reference Clock Divider" on page 14				

# 8.8 Function Configuration 2 (Address 17h)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	ClkOutUnl	LFRatioCfg	Reserved	Reserved	Reserved

# 8.8.1 Enable PLL Clock Output on Unlock (ClkOutUnl)

Defines the state of the PLL output during the PLL unlock condition.

ClkOutUnl	Clock Output Enable Status
0	Clock outputs are driven 'low' when PLL is unlocked.
1	Clock outputs are always enabled (results in unpredictable output when PLL is unlocked).
Application:	"PLL Clock Output" on page 23

# 8.8.2 Low-Frequency Ratio Configuration (LFRatioCfg)

Determines how to interpret the currently indexed 32-bit User Defined Ratio when the dynamic ratio based Hybrid PLL Mode is selected (either manually or automatically, see section 5.3.5 on page 21).

LFRatioCfg	Ratio Bit Encoding Interpretation when Input Clock Source is CLK_IN		
0	20.12 - High Multiplier.		
1	12.20 - High Accuracy.		
Application:	"User Defined Ratio (RUD), Hybrid PLL Mode" on page 19		

**Note:** When the static ratio based Frequency Synthesizer Mode is selected (either manually or automatically), the currently indexed User Defined Ratio will always be interpreted as a 12.20 fixed point value, regardless of the state of this bit.



# 8.9 Function Configuration 3 (Address 1Eh)

7	6	5	4	3	2	1	0
Reserved	ClkIn_BW2	ClkIn_BW1	ClkIn_BW0	Reserved	Reserved	Reserved	Reserved

# 8.9.1 Clock Input Bandwidth (ClkIn\_BW[2:0])

Sets the minimum loop bandwidth when locked to CLK\_IN.

ClkIn_BW[2:0]	Minimum Loop Bandwidth
000	1 Hz
001	2 Hz
010	4 Hz
011	8 Hz
100	16 Hz
101	32 Hz
110	64 Hz
111	128 Hz
Application:	"Adjusting the Minimum Loop Bandwidth for CLK_IN" on page 17

**Note:** In order to guarantee that a change in minimum bandwidth takes effect, these bits must be set prior to acquiring lock (removing and re-applying CLK\_IN can provide the unlock condition necessary to initiate the setting change). In production systems these bits should be configured with the desired values prior to setting the *EnDevCfg* bits; this guarantees that the setting takes effect prior to acquiring lock.



#### 9. CALCULATING THE USER DEFINED RATIO

**Note:** The software for use with the evaluation kit has built in tools to aid in calculating and converting the User Defined Ratio. This section is for those who are not interested in the software or who are developing their systems without the aid of the evaluation kit.

Most calculators do not interpret the fixed point binary representation which the CS2000 uses to define the output to input clock ratio (see Section 5.3.1 on page 19); However, with a simple conversion we can use these tools to generate a binary or hex value which can be written to the *Ratio*<sub>0-3</sub> registers.

# 9.1 High Resolution 12.20 Format

To calculate the User Defined Ratio ( $R_{UD}$ ) to store in the register(s), divide the desired output clock frequency by the given input clock (CLK\_IN or RefClk). Then multiply the desired ratio by the scaling factor of  $2^{20}$  to get the scaled decimal representation; then use the decimal to binary/hex conversion function on a calculator and write to the register. A few examples have been provided in Table 2.

Desired Output to Input Clock Ratio (output clock/input clock)	Scaled Decimal Representation = (output clock/input clock) • 2 <sup>20</sup>	Hex Representation of Binary R <sub>UD</sub>
12.288 MHz/10 MHz=1.2288	1288490	00 13 A9 2A
11.2896 MHz/44.1 kHz=256	268435456	10 00 00 00

Table 2. Example 12.20 R-Values

# 9.2 High Multiplication 20.12 Format

To calculate the User Defined Ratio (R<sub>UD</sub>) to store in the register(s), divide the desired output clock frequency by the given input clock (CLK\_IN). Then multiply the desired ratio by the scaling factor of 2<sup>12</sup> to get the scaled decimal representation; then use the decimal to binary/hex conversion function on a calculator and write to the register. A few examples have been provided in Table 3.


Desired Output to Input Clock Ratio (output clock/input clock)	Scaled Decimal Representation = (output clock/input clock) ● 2 <sup>12</sup>	Hex Representation of Binary R <sub>UD</sub>
12.288 MHz/60 Hz=204,800	838860800	32 00 00 00
11.2896 MHz/59.97 Hz =188254.127	771088904	2D F5 E2 08


Table 3. Example 20.12 R-Values



# **10.PACKAGE DIMENSIONS**

# 10L MSOP (3 mm BODY) PACKAGE DRAWING (Note 1)





	INCHES				NOTE		
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			0.0433			1.10	
A1	0		0.0059	0		0.15	
A2	0.0295		0.0374	0.75		0.95	
b	0.0059		0.0118	0.15		0.30	4, 5
С	0.0031		0.0091	0.08		0.23	
D		0.1181 BSC			3.00 BSC		2
E		0.1929 BSC			4.90 BSC		
E1		0.1181 BSC			3.00 BSC		3
е		0.0197 BSC			0.50 BSC		
L	0.0157	0.0236	0.0315	0.40	0.60	0.80	
L1		0.0374 REF			0.95 REF		

Notes: 1. Reference document: JEDEC MO-187

- 2. D does not include mold flash or protrusions which is 0.15 mm max. per side.
- 3. E1 does not include inter-lead flash or protrusions which is 0.15 mm max per side.
- 4. Dimension b does not include a total allowable dambar protrusion of 0.08 mm max.
- 5. Exceptions to JEDEC dimension.

# THERMAL CHARACTERISTICS

Parameter		Symbol	Min	Тур	Max	Units
Junction to Ambient Thermal Impedance	JEDEC 2-Layer	$\theta_{JA}$	-	170	-	°C/W
	JEDEC 4-Layer	$\theta_{JA}$	-	100	-	°C/W



#### 11.ORDERING INFORMATION

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order#
CS2000-CP	Clocking Device	10L-MSOP	Yes		-10° to +70°C	Rail	CS2000CP-CZZ
CS2000-CP	Clocking Device	10L-MSOP	Yes	Commercial	-10° to +70°C	Tape and Reel	CS2000CP-CZZR
CDK2000	Evaluation Platform	-	Yes	-	-	-	CDK2000-CLK

#### 12.REFERENCES

- 1. Audio Engineering Society AES-12id-2006: "AES Information Document for digital audio measurements Jitter performance specifications," May 2007.
- 2. Philips Semiconductor, "The I<sup>2</sup>C-Bus Specification: Version 2," Dec. 1998. http://www.semiconductors.philips.com

#### 13.REVISION HISTORY

Release	Changes
	Updated Period Jitter specification in "AC Electrical Characteristics" on page 8.  Updated Crystal and Ref Clock Frequency specifications in "AC Electrical Characteristics" on page 8.  Added "PLL Performance Plots" section on page 9.  Updated "Internal Timing Reference Clock Divider" on page 14 and added Figure 11 on page 14.  Updated use conditions for "CLK_IN Skipping Mode" section on page 15 and page 31.  Updated Figure 13 on page 16.  Removed FsDetect and Auto R-Mod features per ER758rev2.

### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com

#### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

I<sup>2</sup>C is a trademark of Philips Semiconductor.

SPI is a trademark of Motorola, Inc.



Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

#### Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».



**«JONHON»** (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

**«FORSTAR»** (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный)

Факс: 8 (812) 320-03-32

Электронная почта: ocean@oceanchips.ru

Web: http://oceanchips.ru/

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А