## High-Speed Synchronous Buck Controller

## Features:

- Input Voltage Range: from 4.5 V to 30 V
- Targeted for Low-Voltage Power Trains with Output Current up to 20A
- High-Speed Voltage Mode, Analog Pulse-Width Modulation Control
- Power Good Output
- Internal Oscillator, Reference Voltage and Overcurrent Limit Threshold for Stand-Alone Applications.
- Multiple Switching Frequency Options ( $\mathrm{F}_{\text {SW }}$ ):
- 300 kHz
- 600 kHz
- Integrated Synchronous MOSFET Drivers
- Multiple Dead-Time Options
- Internal Blocking Device for Bootstrap Circuit
- Integrated Current Sense Capability for Short Circuit Protection
- Internal Overtemperature Protection
- Under Voltage Lockout (UVLO)
- Integrated Linear Voltage Regulator
- 10-LD $3 \times 3$ mm DFN Package


## Applications:

- Point of Loads
- Set-Top Boxes
- DSL Cable Modems
- FPGA's/DSP's Power Supply
- PC's Graphic/Audio Cards


## General Description

The MCP19035 is an application-optimized, highspeed synchronous buck controller that operates from input voltage sources up to 30 V . This controller implements a voltage-mode control architecture with a fixed switching frequency of 300 kHz or 600 kHz . The high-switching frequency facilitates the use of smaller passive components, including the inductor and input/output capacitors, allowing a compact, highperformance power supply solution. The MCP19035 implements an adaptive anti-cross conduction scheme to prevent shoot-through in the external power MOSFETs. Furthermore, the MCP19035 offers multiple dead-time options, enabling an additional degree of optimization, allowing a higher efficiency power supply design.
The MCP19035 controller is intended to be used for applications providing up to 20A of output currents across a wide input voltage range, up to 30 V .
The $\overline{\text { SHDN }}$ input is used to turn the device on and off. While turned off, the current consumption is minimized.
The MCP19035 offers a Power Good feature (PWRGD), enabling fault detection and simplifying sequencing.

## Package Types



## MCP19035

Typical Application


### 1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings $\dagger$<br>$\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{GND}}$ -0.3 V to +32 V<br>$V_{\text {воот }}$<br>$\qquad$ -0.3 V to +37 V<br>VHDRV, HDRV Pin................. $+\mathrm{V}_{\text {PHASE }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\text {BOOT }}+0.3 \mathrm{~V}$<br>VLDRV, LDRV Pin..................... $\left(\mathrm{V}_{\mathrm{GND}}-0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$<br>Max. Voltage on Any Pin ........... $+\left(\mathrm{V}_{\mathrm{GND}}-0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$<br>Storage Temperature<br>$\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>Maximum Junction Temperature<br>$\qquad$ $+150^{\circ} \mathrm{C}$<br>ESD protection on all pins (HBM) 2 kV<br>ESD protection on all pins (MM) ..200V

$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~F}_{\mathrm{SW}}=300 \mathrm{kHz}, \mathrm{C}_{\mathrm{IN}}=1.0 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (for typical values), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (for minimum and maximum).

| Parameters | Symbol | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  |  |  |  |  |  |
| Input Voltage Range | $\mathrm{V}_{\text {IN }}$ | 4.5 | - | 30 | V |  |
| UVLO ( $\mathrm{V}_{\text {IN }}$ Rising $)$ | UVLO ${ }_{\text {ON }}$ | 4 | 4.2 | 4.4 | V |  |
| UVLO ( $\mathrm{V}_{\mathrm{IN}}$ Falling) | $\mathrm{UVLO}_{\text {OFF }}$ | 3.4 | 3.6 | 3.8 | V |  |
| UVLO Hysteresis | UVLO ${ }_{\text {HYST }}$ | - | 600 | - | mV |  |
| Input Quiescent Current | $\mathrm{I}\left(\mathrm{V}_{\mathrm{IN}}\right)$ | - | 6 | 8 | mA |  |
| Shutdown Current | $\mathrm{I}_{\text {IN_SHDN }}$ | - | 25 | 50 | $\mu \mathrm{A}$ | $\overline{\text { SHDN }}=$ GND. <br> Internal Voltage Regulator is also disabled |
| Linear Regulator |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.875 | 5 | 5.125 | V | $6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}<30 \mathrm{~V}$ |
| Output Current | $\mathrm{I}_{\text {Vcc-out }}$ | 50 | - |  | mA | $6.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}<30 \mathrm{~V}$, Note 2 |
| Short-Circuit Output Current | Ivcc-out_sc | - | - | 100 | mA | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}<0.1 \Omega$ |
| Load Regulation |  | - | 0.1 | - | \% | Note 1 |
| Line Regulation |  | - | 0.05 | - | \% | Note 1 |
| Dropout Voltage |  | - | 0.75 | 1.3 | V | $\mathrm{I}_{\mathrm{VCC}} \mathrm{OUT}=50 \mathrm{~mA}$ |
| Power Supply Rejection Ratio | PSRR | - | 70 | - | dB | $\begin{aligned} & \mathrm{f} \leq 1000 \mathrm{~Hz}, \\ & \mathrm{l}_{\mathrm{VCC}}=0 \mathrm{OT}=50 \mathrm{~mA} \\ & \mathrm{C}_{\mathrm{IN}}=0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\mathrm{VCC} \text {-OUT }}=4.7 \mu \mathrm{~F}, \text { Note } 1 \\ & \hline \end{aligned}$ |
| Internal Oscillator |  |  |  |  |  |  |
| Switching Frequency | $\mathrm{F}_{\text {SW }}$ | 255 | 300 | 345 | kHz | 2 options, see Section 4.4, Internal Oscillator |
|  |  | 510 | 600 | 690 | kHz |  |
| Ramp Signal Amplitude | $\mathrm{V}_{\text {RAMP }}$ | 0.9 | 1 | 1.1 | $\mathrm{V}_{\mathrm{PP}}$ | Note 1 |
| Reference Voltage |  |  |  |  |  |  |
| Reference Voltage Generator | $\mathrm{V}_{\text {REF }}$ | 585 | 600 | 615 | mV |  |

Note 1: Ensured by design. Not production tested.
2: Limited by the maximum power dissipation of the case.
3: Possibility to be adjusted for high volumes.

## MCP19035

## DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~F}_{\mathrm{SW}}=300 \mathrm{kHz}, \mathrm{C}_{\mathrm{IN}}=1.0 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (for typical values), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (for minimum and maximum).

| Parameters | Symbol | Min | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Error Amplifier |  |  |  |  |  |  |
| Gain Bandwidth Product | GBP | 6.5 | 10 | - | MHz | Note 1 |
| Open Loop Gain | $\mathrm{A}_{\mathrm{OL}}$ | 70 | 80 | - | dB | Note 1 |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | -5 | 0.1 | 5 | mV | Note 1 |
| Input Bias Current <br> (FB Pin) | $\mathrm{I}_{\mathrm{BIAS}}$ | - | - | 5 | nA | Note 1 |
| Error Amplifier <br> Sink Current | $\mathrm{I}_{\text {SINK }}$ | - | 5 | - | mA | Note 1 |
| Error Amplifier <br> Source Current | $\mathrm{I}_{\text {SOURCE }}$ | - | 5 | - | mA | Note 1 |

PWM Section

| Maximum Duty Cycle | $\mathrm{DC}_{\mathrm{MAX}}$ | 85 | - | - | $\%$ | Note 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Minimum ON time | $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ | 50 | - | 100 | ns | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}}<30 \mathrm{~V}$, Note 1 |

Soft Start

| Soft Start Time | $\mathrm{t}_{\mathrm{SS}}$ | - | 8 | - | ms |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown |  |  |  |  |  |  |
| Logic Low-to-High <br> Threshold | SHDN $_{\mathrm{HI}}$ | 0.85 | - | - | V | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}<30 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ goes <br> from 0 V to 5 V |
| Logic High-to-Low <br> Threshold | SHDN $_{\text {LO }}$ | - | - | 0.4 | V | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}<30 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ goes <br> from 5 V to 0 V |

## Power Good

| Power Good <br> Threshold High | PG $_{\text {TH-H }}$ | - | 93 | 96 | $\%$ of $\mathrm{V}_{\mathrm{REF}}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Good <br> Threshold Low | PG $_{\text {TH-LOW }}$ | 88 | 90 | - | $\%$ of $\mathrm{V}_{\text {REF }}$ |  |
| Power Good <br> Threshold Hysteresis | PG $_{\text {TH-HYS }}$ | - | 3 | - | $\%$ of $\mathrm{V}_{\text {REF }}$ |  |
| Power Good Delay | t PG-DELAY | - | 150 | - | us | $\mathrm{V}_{\mathrm{FB}}=\left(\mathrm{PG}_{\text {TH-HI }}+100 \mathrm{mV}\right)$ to <br> $\left(\mathrm{PG}_{\text {TH-LOW }}-100 \mathrm{mV}\right)$ |
| Power Good Active <br> Time-Out Period | t PG-TIME-OUT | - | 120 | - | ms | $\mathrm{V}_{\mathrm{FB}}=\left(\mathrm{PG}_{\text {TH-HI }}-100 \mathrm{mV}\right)$ to <br> $\left(\mathrm{PG}_{\text {TH-HI }}+100 \mathrm{mV}\right)$ |

MOSFET Drivers

| High-Side Driver Pull-up Resistance | $\mathrm{R}_{\text {HI-SOURCE }}$ | - | 2 | 3.5 | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BOOT}}-\mathrm{V}_{\mathrm{PHASE}}=4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{HDRV}}=100 \mathrm{~mA} \text {, Note } 1 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Side Driver PullDown Resistance | $\mathrm{R}_{\text {HI-SINK }}$ | - | 2 | 3.5 | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BOOT}}-\mathrm{V}_{\mathrm{PHASE}}=4.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{HDRV}}=100 \mathrm{~mA} \text {, Note } 1 \\ & \hline \end{aligned}$ |
| Low-Side Driver Pull-Up Resistance | RLO-source | - | 2 | 3.5 | $\Omega$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, Note 1 |
| Low-Side Driver PullDown Resistance | $\mathrm{R}_{\text {LO-SINK }}$ | - | 1 | 2.5 | $\Omega$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, Note 1 |
| HDRV Rise Time | $\mathrm{t}_{\mathrm{RH}}$ | - | 15 | 35 | ns | $\mathrm{C}_{\text {LOAD }}=1.0 \mathrm{nF}$, Note 1 |
| HDRV Fall Time | $\mathrm{t}_{\text {FH }}$ | - | 15 | 35 | ns | $\mathrm{C}_{\text {LOAD }}=1.0 \mathrm{nF}$, Note 1 |
| LDRV Rise Time | $t_{\text {RL }}$ | - | 10 | 25 | ns | $\mathrm{C}_{\text {LOAD }}=1.0 \mathrm{nF}$, Note 1 |

Note 1: Ensured by design. Not production tested.
2: Limited by the maximum power dissipation of the case.
3: Possibility to be adjusted for high volumes.

## DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~F}_{\mathrm{SW}}=300 \mathrm{kHz}, \mathrm{C}_{\mathrm{IN}}=1.0 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (for typical values), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (for minimum and maximum).

| Parameters | Symbol | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDRV Fall Time | $\mathrm{t}_{\mathrm{FL}}$ | - | 10 | 25 | ns | $\mathrm{C}_{\text {LOAD }}=1.0 \mathrm{nF}$, Note 1 |
| Dead Time | $t_{\text {DT }}$ | 20 | - | - | ns | Two Dead-Time options, see Section 5.2.2, Dead Time Selection, Note 1 |
|  |  | - | 12 | - |  |  |
| Short Circuit Protection |  |  |  |  |  |  |
| High-Side Over Current Threshold Voltage | $\mathrm{OC}_{\text {TH-HI }}$ | 430 | 480 | 530 | mV | Note 1, $\mathrm{V}_{\text {CBOOT }}=5 \mathrm{~V}$ |
| Low-Side Over Current Threshold Voltage | $\mathrm{OC}_{\text {TH-LO }}$ | 130 | 180 | 230 | mV | Note 1, Note 3 |
| Minimum Pulse Width During Short Circuit | $t_{\text {SS-MIN }}$ | - | 800 | - | ns | Note 1 |
| Off-Time Between Restart Attempts (HickUp Time) | $\mathrm{t}_{\text {SS-HT }}$ | 30 | 60 | - | ms | Note 1 |
| Thermal Shutdown |  |  |  |  |  |  |
| Thermal Shutdown | TSHD | - | 150 | - | ${ }^{\circ} \mathrm{C}$ | Note 1 |
| Thermal Shutdown Hysteresis | TSHD_HYS | - | 15 | - | ${ }^{\circ} \mathrm{C}$ | Note 1 |

Note 1: Ensured by design. Not production tested.
2: Limited by the maximum power dissipation of the case.
3: Possibility to be adjusted for high volumes.

## TEMPERATURE SPECIFICATIONS

| Electrical Characteristics: Unless otherwise indicated, $\mathrm{V}_{\text {IN }}=6.0 \mathrm{~V}$ to $30 \mathrm{~V}, \mathrm{~F}_{\mathrm{SW}}=300 \mathrm{kHz}$ |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Temperature Ranges | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Specified Temperature Range | $\mathrm{T}_{\mathrm{J}-\mathrm{MAX}}$ | - | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range |  |  |  |  |  |  |
| Thermal Package Resistances |  |  |  |  |  |  |
| Thermal Resistance, 10L-3x3 DFN | $\theta_{\mathrm{JA}}$ | - | 53.3 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Typical 4-Layer board with <br> interconnecting vias |

MCP19035

NOTES:

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=300 \mathrm{kHz}, \mathrm{C}_{\mathrm{VCC}}=4.7 \mathrm{uF}$.


FIGURE 2-1: Input Quiescent Current vs. Input Voltage.


FIGURE 2-2:
Input Quiescent Current vs.
Temperature.


FIGURE 2-3: Relative Oscillator
Frequency Variation vs. Temperature.


FIGURE 2-4: $\quad+V_{\text {CC-OUT }}$ Regulation vs. Input Voltage.


FIGURE 2-5: $\quad+V_{\text {CC-OUT }}$ Regulation vs. Load Current.


FIGURE 2-6: LDO Regulator Dropout Voltage vs. Temperature.

## MCP19035

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=300 \mathrm{kHz}, \mathrm{C}_{\mathrm{VCC}}=4.7 \mathrm{uF}$.


FIGURE 2-7: $\quad+V_{\text {CC-OUT }}$ LDO PSRR vs.
Frequency.


FIGURE 2-8:
Relative Reference Voltage
Variation vs. Temperature.


FIGURE 2-9: UVLO Thresholds vs.
Temperature.


FIGURE 2-10: Soft Start Time vs.
Temperature.


FIGURE 2-11:
High-Side Overcurrent Threshold vs. Temperature.


FIGURE 2-12: Low-Side Overcurrent Threshold vs. Temperature.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=300 \mathrm{kHz}, \mathrm{C}_{\mathrm{VCC}}=4.7 \mathrm{uF}$.


FIGURE 2-13: HDRV P-Ch R $\quad$ DSon Relative Variation vs. Temperature.


FIGURE 2-14: HDRV N-Ch $R_{\text {DSon }}$ Relative Variation vs. Temperature.


FIGURE 2-15: LDRV P-Ch $R_{\text {DSon }}$ Relative Variation vs. Temperature.


FIGURE 2-16: LDRV N-Ch R DSon Relative Variation vs. Temperature


FIGURE 2-17: PG Active Time Out Period vs. Temperature.


FIGURE 2-18: PG Thresholds Voltage vs. Temperature.

MCP19035

NOTES:

### 3.0 PIN DESCRIPTION

Description of the pins are listed in Table 3-1.
TABLE 3-1: PIN DESCRIPTION TABLE

| MCP19035 <br> $3 \times 3$ DFN | Symbol | Description |
| :---: | :---: | :--- |
| 1 | $\overline{\text { SHDN }}$ | Device shutdown input pin |
| 2 | FB | Feedback voltage input pin |
| 3 | COMP | Internal error amplifier output pin |
| 4 | $\mathrm{~V}_{\text {IN }}$ | Input voltage pin |
| 5 | PWRGD | Power good pin |
| 6 | $+\mathrm{V}_{\mathrm{CC}}$ | +5.0V output voltage pin |
| 7 | LDRV | Lower gate drive output pin |
| 8 | BOOT | Floating bootstrap supply pin |
| 9 | PHASE | Switching node pin |
| 10 | HDRV | Upper gate drive output pin |
| 11 | EP | Exposed Thermal Pad, must be connected to GND |

### 3.1 Shutdown Input Pin (SHDN)

This pin enables or disables the MCP19035 device. When logic "High" is applied to this pin, the device is enabled. A logic "Low" will disable the device. When the device is disabled, both the LDRV and HDRV pins are held low. The internal LDO regulator is also disabled when the $\overline{\text { SHDN }}$ pin is pulled low. Do not let this pin float. If not used, connect to $\mathrm{V}_{\mathrm{IN}}$ using a $100 \mathrm{k} \Omega$ resistor.

### 3.2 Feedback Voltage Input Pin (FB)

This is the internal error amplifier's negative input, and is used to sense the output voltage. The positive input to the amplifier is connected to the internal reference voltage.

### 3.3 Internal Error Amplifier Pin (COMP)

This is the output of the internal error amplifier. The compensation network is connected between this pin and the FB pin.

### 3.4 Input Voltage Pin ( $\mathrm{V}_{\mathrm{IN}}$ )

This pin is the input power for the controller. A bypass capacitor must be connected between this pin and the GND pin. The input of an internal voltage regulator (LDO) is connected to this pin to generate the $+5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ used for internal circuitry bias.

### 3.5 Power Good Pin (PWRGD)

The power good pin is an open drain output. This pin is pulled low when the output is $90 \%$ less than the typical value. Connect this pin to $+\mathrm{V}_{\mathrm{Cc}}$ pin through a pull-up resistor. The recommended value for the pull-up resistor is $100 \mathrm{k} \Omega$.

### 3.6 LDO Output Voltage Pin (+ $\mathrm{V}_{\mathrm{Cc}}$ )

This pin is the output of the internal voltage regulator (LDO). The internal circuitry of the controller is powered from this pin $(+5.0 \mathrm{~V})$. External low noise loads can be powered from this pin, but the sum of the external load current and the internal circuitry current should not exceed 50 mA . A $4.7 \mu \mathrm{~F}$ ceramic capacitor must be connected between this pin and GND.

### 3.7 Lower Gate Pin (LDRV)

This pin is the drive output for the low-side N-Channel MOSFET (synchronous rectifier). The LDRV drive is capable of sourcing 1 A and sinking 1.5A.

### 3.8 Bootstrap Supply Pin (BOOT)

The BOOT pin is the floating bootstrap power supply pin for the high-side MOSFET gate driver. A capacitor connected between this pin and the PHASE pin provides the necessary charge to turn on the external high-side MOSFET.

## MCP19035

### 3.9 Switching Node Pin (PHASE)

This pin provides a return path for the high-side gate driver. It also provides a path for the charging of the BOOT capacitor, used while turning on the high-side MOSFET. This pin also senses the switching transition to eliminate cross conduction (shoot-through).

### 3.10 Upper Gate Drive Pin (HDRV)

This pin is the high-side N-channel MOSFET (control transistor) gate drive output. The HDRV drive is capable of sourcing and sinking 1A.

### 3.11 Exposed Thermal Pad (EP)

Analog ground and power ground are both connected to this pin.

### 4.0 DETAILED DESCRIPTION

### 4.1 Device Overview

The MCP19035 family of devices are highperformance controllers providing all the necessary functions to construct a high-performance DC/DC converter, while keeping costs and design effort to a minimum:

- Support for pre-biased outputs eliminates concerns about damaging sensitive loads during startup.
- Strong gate drivers for the high-side and rectifier N -Channel MOSFETs decrease switching losses, yielding increases in efficiency.
- Adaptive gate drive timing prevents shoot-through and minimizes body diode conduction in the synchronous rectifier MOSFET, which also increases the efficiency.
- Dead-Time optimization options of the MCP19035 assist in improving the power conversion efficiency, when used with high-speed, low Figure of Merit MOSFETs.
- Overcurrent protection circuits in both high and low-side switches, and a short circuit hiccuprecovery mode increase design flexibility and minimize power dissipation in the event of prolonged output faults.
- The dedicated $\overline{\mathrm{SHDN}}$ pin allows the converter to be placed in a low quiescent current state.
- Internal fixed converter switching frequency and soft-start reduce the external component count, simplifying design and layout, as well as reducing footprint and size.
- The $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN package size also minimizes the overall converter footprint.


FIGURE 4-1: Internal Block Diagram.

### 4.2 PWM Circuitry

The MCP19035 controller implements a fixed frequency, voltage-mode control scheme. The internal PWM generator is comprised of an oscillator, error amplifier, high-speed comparator and a latch. The error amplifier generates the control voltage by amplifying the difference between voltage reference ( 600 mV , internally generated) and the voltage of the FB pin (feedback voltage). This control voltage is compared by the high-speed comparator to an artificially generated ramp signal; the result is a PWM signal. An SR latch (Set-Reset flip-flop) is used to prevent the PWM circuitry from turning on the external switch until the beginning of the next clock cycle.

An external Compensation Network (Type-II or Type-III) must be used to stabilize the control system.

### 4.3 Internal Reference Voltage $\mathbf{V}_{\text {REF }}$

An integrated, precision voltage reference is provided by the MCP19035. An external resistor divider is used to program the converter's output voltage. The nominal value of this internal reference voltage is 600 mV .

### 4.4 Internal Oscillator

The MCP19035 device provides two switching frequency options: 300 kHz and 600 kHz .

### 4.5 Under Voltage Lockout Circuit (UVLO)

An integrated Under Voltage Lockout Circuit (UVLO) prevents the converter from starting until the input voltage is high enough for normal operation. The converter will typically start at 4.2 V and operate down to 3.6 V . Hysteresis is added to prevent starting and stopping during startup, as a result of loading the input voltage source.

### 4.6 Shutdown Input

The Shutdown input pin ( $\overline{\mathrm{SHDN}}$ ) is used to enable and disable the controller. When the $\overline{\text { SHDN }}$ pin is pulled low, the MCP19035 is placed in Shutdown mode. During Shutdown, most of the internal circuits (including the LDO) are disabled, to minimize current consumption.

A $100 \mathrm{k} \Omega$ pull-up resistor is recommended between the $\overline{\text { SHDN }}$ pin and $\mathrm{V}_{\text {IN }}$ pin. Note that the $\overline{\text { SHDN }}$ input is a high-impedance pin. Noise generated by the circuits located near this pin may inadvertently shut down the controller. To improve the noise immunity of this input pin, we recommend placing a small capacitor between GND and SHDN, or decrease the value of the pull-up resistor. The Shutdown input pin should not be left floating.

### 4.7 Power Good Output (PWRGD)

This open drain output provides an indication that the output voltage is $92 \%$ (typical) of its regulated value. This output is also low for other existing conditions that signal the possibility that the output of the power supply is out of regulation. The conditions are:

- Feedback pin (FB) voltage differs more than $\pm 8 \%$ from its nominal value ( 600 mV )
- Soft-start period is active
- Undervoltage condition detected
- Overcurrent condition detected, on either the High Side or Low Side
- Die temperature is above the thermal shutdown threshold $\left(+150^{\circ} \mathrm{C}\right)$
The active high power good signal has a fixed time delay of approximately 120 ms (tpg-TIMEOUT). There is typically a $150 \mu \mathrm{~s}$ delay (tpg-DELAY) on the power good signal high-to-low transition.


FIGURE 4-2: Power Good Signal.

### 4.8 Internal Voltage Regulator (LDO)

The MCP19035 controller offers an internal 5V Low Dropout Voltage Regulator. This regulator provides the bias voltage for all internal circuits. A ceramic capacitor ( $4.7 \mu \mathrm{~F}$ minimum) must be connected between the output of this LDO ( $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}$ ) and ground (GND pin) for stable operation.
An external low noise load may be powered from this regulator, but the total current consumed from the LDO output (internal circuitry of MCP19035 + external load) should not exceed 50 mA . The internal circuitry of the MCP19035 consume approximately 5 mA . The total amount of current available to power the external load can be estimated from Equation 4-1:

## EQUATION 4-1:

$I_{\text {External Load }}=50 \mathrm{~mA}-f_{S W} \times\left(Q_{G(\text { High Side })}+Q_{G(\text { Low Side })}\right)-5 \mathrm{~mA}$

Where:

$$
\begin{aligned}
\mathrm{I}_{\text {External Load }}= & \text { Current Available for powering the } \\
& \text { External Load } \\
\mathrm{f}_{\mathrm{SW}}= & \text { Switching Frequency }(300 \mathrm{kHz} \text { or } \\
& 600 \mathrm{kHz})
\end{aligned}
$$

This LDO dissipates power within the MCP19035. To avoid tripping the Overtemperature Protection Circuit, the designer must ensure that the maximum die temperature is below $+125^{\circ} \mathrm{C}$ under worst case conditions (i.e. high input voltage). For further information regarding the maximum dissipated power for LDOs, see Microchip's AN761 and AN792 application notes.
The LDO is protected against overload and short-circuit conditions. Consistent performance of the internal MOS drivers is ensured by monitoring the LDO output voltage; if the voltage is lower than 3.3 V typical, the chip will enter in Shut-Down mode to prevent damage to the external MOSFETs.

### 4.9 Internal MOSFET Drivers

Internal MOSFET drivers are capable of driving external, "Logic Level" (+5V) MOSFETs.
The Low-Side Driver (LDRV) is referenced to the GND pin and is capable of sourcing 1A and sinking 1.5A.
The High-Side Driver (HDRV) is floating and capable of sourcing and sinking 1A. This driver is powered from an external bootstrap capacitor.
The drivers have non-overlapping timing that is governed by an adaptive delay circuit to minimize body diode conduction in the synchronous rectifier.
For the optimized Dead Time version of the MCP19035, the adaptive delay circuit is disabled and the Dead Time has a fixed value.

### 4.10 Overcurrent Protection

Overcurrent protection is accomplished by monitoring the voltage across the external MOSFETs when they are ON (conducting).
For the high-side overcurrent protection, when the sensed voltage drop across the high-side MOSFET is greater than the high-side overcurrent threshold voltage, the high-side MOSFET is immediately turned off and the high-side overcurrent counter is incremented by one. On the next cycle, if the high-side overcurrent threshold voltage is not exceeded, the high-side overcurrent counter is decreased by one count. If the high-side overcurrent counter reaches a count of 7 , a fault condition exists and the MCP19035 turns off both external MOSFETs.
After a 60 ms delay, the MCP19035 will attempt to restart. If during the next cycle, a high-side overcurrent threshold voltage is measured across the high-side MOSFET, a fault is again declared and both external MOSFETs are turned off for another 60 ms . However, if after the attempted restart a high-side overcurrent threshold voltage is not measured across the high-side MOSFET, the high-side overcurrent counter is decreased by one and the MCP19035 continues to operate until the high-side overcurrent counter reaches a count of 7 .

The low-side overcurrent protection behaves much the same way as the high-side overcurrent protection. The difference is that the low-side MOSFET is not immediately turned off when a low-side overcurrent threshold voltage is measured. It remains on until the next cycle begins.

For the low-side overcurrent protection, when the sensed voltage drop across the low-side MOSFET is greater than the low-side overcurrent threshold voltage specified, a low-side overcurrent counter is incremented by one count. On the next cycle, if the lowside over current threshold voltage is not exceeded, the low-side overcurrent counter is decreased by one. If the low-side overcurrent counter reaches a count of 7 , a fault condition exists and the MCP19035 turns off both external MOSFETs. After a 60 ms delay, the MCP19035 device will attempt to restart. If during the next cycle, a low-side overcurrent threshold voltage is measured across the low-side MOSFET, a fault is again declared and both external MOSFETs are turned off for another 60 ms . However, if after the attempted restart a low-side overcurrent threshold voltage is not measured across the low-side MOSFET, the low-side overcurrent counter is decreased by one and the MCP19035 continues to operate until the low-side overcurrent counter reaches a count of 7 .
The voltage threshold for high-side overcurrent protection circuit is fixed, 480 mV typical. The high-side voltage threshold will also depend on the value of the voltage across the bootstrap circuit capacitor, and will decrease when this voltage decreases. This will ensure that the high-side protection will avoid a failure of the MOSFET when the bootstrap voltage is low and the switching losses are high. This threshold will provide a cycle-by-cycle protection in case of short circuit, but it should not be used to provide a precise current limit for the converter. An estimation of the current that flows in the high-side MOSFET during short circuit can be found using Equation 4-2. Note that, due to the leading edge blanking time, this current also depends on the inductor's ripple current. To avoid false triggering of the high-side overcurrent protection circuit during transients, it is highly recommended to choose a MOSFET that will provide a threshold at least four times higher than the maximum output current of the converter.

EQUATION 4-2: PEAK CURRENT FOR HIGH-SIDE MOSFET

$$
I_{H S \text { MOS }}=\frac{V_{O C ~ H S}}{R_{D S O N}}
$$

Where:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{HS} \mathrm{MOS}}= & \text { Current that passes through the } \\
& \text { High-Side MOSFET }
\end{aligned}
$$

The voltage threshold for the low-side overcurrent protection circuit is fixed, 180 mV typical. Different values for this threshold (from 100 mV to 300 mV ) are available on request. An estimation of the current that flows on the low-side MOSFET during short circuit is realized using Equation 4-3. Note that, due to the leading edge blanking time, this current also depends on the inductor's ripple current. To avoid false triggering of the low-side over current protection circuit during transients, it is highly recommended to choose a MOSFET that will provide a threshold at least two times higher than the maximum output current of the converter.

## EQUATION 4-3:

$$
I_{L S \text { MOS }}=\frac{V_{O C L S}}{R_{D S O N}}
$$

Where:

$$
\begin{aligned}
\mathrm{I}_{\text {LS MOS }}= & \text { Current that passes through the } \\
& \text { Low-Side MOSFET }
\end{aligned}
$$

To avoid a false trigger of the overcurrent circuit, a leading edge blanking circuit is present on both the high and low-side measurements. Due to this blanking time, the accuracy of the overcurrent circuit may be impacted if the converter operates at higher duty cycles (more than $85 \%$ ), or if the inductor's current ripple is very high (i.e. the inductor is saturated by the excessive current).

### 4.11 Soft Start

To control the output voltage during start-up, the MCP19035 uses a soft-start circuit that allows the output voltage of the system to monotonically increase. The soft start circuitry allows the output voltage to rise up to the desired regulation limit, typically within 8 ms . The soft start circuit is enabled each time the MCP19035 starts. This includes initial start-up, start-up from toggling the $\overline{\text { SHDN }}$ pin, start-up after thermal shutdown, or start-up after an overcurrent condition.


FIGURE 4-3: Soft Start-up Diagram.

### 4.12 Pre-Bias Load Start-up

A special start-up sequence will prevent any current to be sourced from the output in case of a pre-biased load. This is accomplished by monitoring the FB pin and internal reference voltages. If the positive input to the Error Amplifier (internal reference voltage) is greater than the feedback voltage (voltage present at FB pin), the controller will drive the low-side MOSFET (synchronous rectifier) with a reduced duty cycle. This sequence ensures a smooth output voltage transition without sinking any current from the pre-biased external load.

Note: Do not use a low impedance source to back-drive the output voltage during the pre-bias state. There is no protection mechanism for positive current flow in the synchronous rectifier MOSFET. The converter can reverse the energy flow (becoming a Boost converter) if the input voltage is accidentally disconnected.

## MCP19035

NOTES:

### 5.0 APPLICATION INFORMATION

### 5.1 Typical Applications

The MCP19035 synchronous buck controller operates over an input voltage range up to a maximum of 30 V . The output current capability depends only on the external MOSFET's selection and can also be very high, typically up to 20A.
Typical applications include POL modules for powering DSPs, FPGAs and ASICs, and, in general, any stepdown voltage conversion (from maximum 30 V input voltage) for medium-to-high output current loads.

### 5.2 Design Procedure

To simplify this design process, an Excel ${ }^{\circledR}$-based design tool is available to support typical applications. This tool is available on the MCP19035 product web site. Refer to AN1452 - "Using the MCP19035 Synchronous Buck Converter Design Tool" for further details.

### 5.2.1 SWITCHING FREQUENCY AND THE MAXIMUM CONVERSION RATIO

The MCP19035 controller provides two options for the switching frequency: 300 kHz and 600 kHz . In general, choosing a higher switching frequency allows the use of smaller size components (i.e. inductor and filtering capacitors), but increases the switching losses. The 300 kHz switching frequency is recommended for applications requiring output currents up to 20A. For applications requiring output currents up to 10A, the recommended switching frequency is 600 kHz .

Due to the minimum "On Time" for the high-side MOSFET driver ( 70 ns typical), the maximum conversion ratio must be limited to $20: 1$.

### 5.2.2 DEAD TIME SELECTION

Dead Time will affect the maximum obtainable efficiency of the converter. Selecting the Dead Time depends on the external MOSFETs' parameters. Lower Figure of Merit (FOM) transistors will permit the use of shorter Dead Times. This may increase the converter efficiency by up to $2 \%$.
Low Figure of Merit transistors allow the user to select a low value for Dead Time (typical 12 ns ) without causing a shoot-through phenomenon. For low-FOM transistors, the MCP19035 version with fixed 12 ns Dead Time is recommended.

For typical medium Figure of Merit transistors, the MCP19035 version with the adaptive Dead-Time generator is recommended.

### 5.2.3 INDUCTOR SELECTION

The output inductor is responsible for smoothing the square wave created by the switching action and for controlling the output current ripple ( $\Delta \mathrm{I}_{\mathrm{OUT}}$ ). There is a trade off between efficiency and load transient response time when the value of the inductor is chosen. The smaller the inductance, the quicker the converter can respond to transients in the load current. However, a smaller inductor requires a higher switching frequency to maintain the same level of output current ripple. Remember that increasing the switching frequency will also increase the switching losses in the MOSFETs.
A good compromise for the inductor current ripple is $30 \%$ of the output current. The value of the inductor is calculated in Equation 5-1:

EQUATION 5-1: INDUCTOR VALUE


The peak current in the inductor is determined in Equation 5-2:

## EQUATION 5-2: INDUCTOR PEAK CURRENT

$I_{L_{\text {PEAK }}}=I_{O U T}^{M A X}+\frac{0.3 \times I_{O U T}}{}+\frac{2}{2 A X}$

## EQUATION 5-3: INDUCTOR RMS CURRENT

$I_{L_{R M S}}=\sqrt{I_{\text {IOUT }}{ }^{2}+{\frac{I_{\text {Ripple }}}{3}}^{2}}$

Additional care must be taken when selecting an inductor:

- Choose an inductor that has a saturation current larger than the calculated peak current. The tolerance of the inductor must also be considered (typically 20\%).
- To minimize the conduction losses, choose an inductor with the lowest possible DC resistance. The maximum DC resistance specified in the data sheet will ensure the worst-case component specification.
- There are many magnetic materials available for inductor core: ferrite, iron powder and composite materials. The ferrite offers the lowest core losses, but the saturation characteristic is "hard" (i.e. the inductance drops rapidly after the current reaches the saturation level). The losses of iron powder or composite material cores are higher than ferrite, but the saturation characteristic is "soft", making it more suitable for voltage mode control converter, including the MCP19035.


### 5.2.4 INPUT CAPACITOR SELECTION

The input capacitor is responsible for providing a low impedance voltage source for the step-down converter. This capacitor must be able to sustain high ripple current, a consequence of the discontinuous input current of the buck converter. A low equivalent series resistance capacitor (ESR), preferably ceramic, is recommended. For wide temperature range applications, a multi-layer X7R dielectric is recommended, while for applications with limited temperature range, a multi-layer X 5 R dielectric is acceptable. A higher ESR will produce a higher voltage ripple and higher power losses. The capacitor voltage rating must be higher than the maximum operating input voltage of the converter.
The minimum capacitance is determined in Equation 5-4:

EQUATION 5-4: MINIMUM CAPACITANCE FOR INPUT CAPACITOR

$$
C_{\text {IN_MIN }}=\frac{I_{\text {OUT }} \times D \times(1-D)}{f_{S W} \times\left(V_{\text {Ripple }}-D \times I_{\text {OUT }} \times E S R\right)}
$$

Where:

$$
\begin{aligned}
\mathrm{C}_{\mathrm{IN} \_ \text {MIN }}= & \text { Minimum Capacitance of the Input } \\
& \text { Capacitor (in Farad) } \\
\mathrm{I}_{\text {OUT }}= & \text { Output Current (A) } \\
\mathrm{D}= & \text { Duty Cycle (for worst case this is } 0.5) \\
\mathrm{f}_{\text {SW }}= & \text { Switching Frequency (Hz) } \\
\mathrm{V}_{\text {Ripple }}= & \text { Input Voltage Ripple (usually between } \\
& 0.1 \mathrm{~V} \text { and } 0.5 \mathrm{~V}) \\
\mathrm{ESR}= & \text { Equivalent Series Resistance of the } \\
& \text { Capacitor (in Ohm) }
\end{aligned}
$$

The maximum ripple current in the input capacitor occurs when the duty cycle is $50 \%$. This must be considered worst case for calculating the input capacitor.

The RMS current in the input capacitor is estimated with Equation 5-5:

## EQUATION 5-5: RMS CURRENT IN THE INPUT CAPACITOR

$$
I_{R M S\left(C_{I N}\right)}=\left(I_{O U T}+\frac{I_{\text {Ripple }}}{12}\right) \sqrt{D}-\left(\frac{V_{O U T} \times I_{O U T}}{V_{I N}}\right)
$$

The input capacitor must be rated to sustain this RMS current without considerable losses.

### 5.2.5 OUTPUT CAPACITOR SELECTION

The output capacitor is responsible for smoothing the output voltage. It also plays an important role in the stability of the control system. The voltage ripple across the output capacitor is the sum of ripple voltages due to the Equivalent Series Resistance (ESR) and the voltage sag due to the load current that must be supplied by the capacitor as the inductor is discharged. A low ESR capacitor, preferably ceramic, is recommended. For wide temperature range applications, a multi-layer X7R dielectric is recommended, while for applications with limited temperature range, a multi-layer X 5 R dielectric is acceptable.
The output voltage ripple is estimated in Equation 5-6:

## EQUATION 5-6: OUTPUT VOLTAGE

 RIPPLE$$
V_{\text {Ripple }}=I_{\text {Ripple }} \times\left(E S R+\frac{1}{8 \times C_{\text {OUT }} \times f_{S W}}\right)
$$

Where:

$$
\begin{aligned}
\mathrm{I}_{\text {Ripple }} & =\text { Inductor Current Ripple (A) } \\
\mathrm{V}_{\text {Ripple }}= & \text { Output Voltage Ripple (V) } \\
\mathrm{C}_{\mathrm{OUT}}= & \text { Output Capacitor (F) } \\
\mathrm{ESR}= & \text { Equivalent Series Resistance of the } \\
& \text { Output Capacitor (Ohm) }
\end{aligned}
$$

Minimum capacitance value is calculated according to the demand of the load transient response. During a transient load current, the excessive energy stored by the inductor must be absorbed by the output capacitor until the control loop sets the proper duty cycle. Equation 5-7 calculates the minimum value for the output capacitor value:

## EQUATION 5-7: OUTPUT CAPACITOR

 MINIMUM VALUE$$
C_{O U T}=\frac{L \times \mid I_{O H}^{2}-I_{O L}^{2}}{\left|V_{f}^{2}-V_{O U T}^{2}\right|}
$$

Where:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{OH}} & =\text { Final Value of the Output Current } \\
\mathrm{I}_{\mathrm{OL}} & =\text { Initial Value of the Output Current } \\
\mathrm{V}_{\mathrm{OUT}} & =\text { Initial Output Voltage } \\
\mathrm{V}_{\mathrm{f}} & =\text { Final Output Voltage }
\end{aligned}
$$

For applications that require low output voltage overshoot during a step load, the value of the output capacitor can become very large. In this case, it is recommended to mix ceramic capacitors with aluminum or polymer electrolytic capacitors to reach the recommended value.

### 5.2.6 MOSFETS SELECTION

Choosing the right MOSFET is a critical part of the design for a switching regulator. Their performance will directly impact the efficiency and reliability of the regulator.
The MCP19035 synchronous buck controller offers an integrated, logic-level MOSFET driver, and is capable of supplying 5 V to drive the MOSFET gates. As a result, logic-level MOSFETs must be used. Suitable MOSFETs should meet the requirement of voltage and current rating.
A key parameter for evaluating the MOS transistor performance is the Figure of Merit. For a given MOSFET, this is defined as the product between the Total Gate Charge $\left(Q_{G}\right)$ and $R_{D S(O N)}$ (see Equation 58).

## EQUATION 5-8: FIGURE OF MERIT

$$
F O M=Q_{G(T o t)} \times R_{D S_{(O N)}}
$$

A lower FOM value means a higher-performance MOS transistor.

For the high-side MOSFET, power losses consist of both switching and conduction losses. Conduction losses are high when the duty cycle of the converter is high. The conduction loss of the high-side MOSFET can be estimated by multiplying the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ with the RMS value of the current that passes through the transistor (see Equation 5-9).

## EQUATION 5-9: RMS VALUE FOR HIGH-SIDE CURRENT

$$
I_{\text {RMS High-Side }}=\sqrt{D \times\left(I_{\text {OUT }}^{2}+\frac{I_{\text {Ripple }}}{12}\right)}
$$

Where:

$$
\begin{aligned}
\mathrm{D}= & \text { Duty Cycle } \\
\mathrm{I}_{\text {OUT }}= & \text { Output Current }(\mathrm{A}) \\
\mathrm{I}_{\text {Ripple }}= & \text { Current Ripple in the Inductor } \\
& \text { (typically } 30 \% \text { of the maximum output } \\
& \text { current) (A) }
\end{aligned}
$$

The conduction losses for high-side MOS transistor are estimated in Equation 5-10:

## EQUATION 5-10: CONDUCTION LOSSES FOR HIGH-SIDE MOSFET

[^0]The switching losses are more difficult to calculate, since they depend on many parameters. Equation 5-11 shows an estimation of these losses:

EQUATION 5-11: SWITCHING LOSSES FOR HIGH-SIDE MOSFET
$P_{S W \text { High-Side }}=\left(\frac{V_{I N} \times I_{O U T}}{2}\right) \times\left(t_{s(H L)}+t_{s(L H)}\right) \times f_{S W}$
Where:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{IN}}= & \text { Input Voltage }(\mathrm{V}) \\
\mathrm{I}_{\mathrm{OUT}}= & \text { Output Current }(\mathrm{A}) \\
\mathrm{f}_{\text {SW }}= & \text { Switching Frequency (Hz) } \\
\mathrm{t}_{\mathrm{s}(\mathrm{HL})}= & \text { MOSFET Switching Time } \\
& \text { (High-to-Low transition) (s) } \\
\mathrm{t}_{\mathrm{s}(\mathrm{LH})}= & \text { MOSFET Switching Time } \\
& \text { (Low-to-High transition) (s) }
\end{aligned}
$$

The $\mathrm{t}_{\mathrm{s}(\mathrm{HL})}$ and $\mathrm{t}_{\mathrm{s}(\mathrm{LH})}$ times can be estimated using the following equations:

## EQUATION 5-12:

$$
\begin{aligned}
& t_{s(H L)}=\frac{Q_{G(\text { Total })}}{I_{D R V_{\text {Sink }}}} \\
& t_{s(L H)}=\frac{Q_{G(\text { Total })}}{I_{D R V_{\text {Source }}}} \\
& \text { Where: } \\
& Q_{G(\text { Total })}=\text { High-side MOSFET Total Gate } \\
& \text { Charge } \\
& I_{\text {DRVSink }}=\text { Sink Peak Current for High-Side } \\
& \text { Driver (typical 1A) } \\
& I_{\text {DRVSource }}=\text { Source Peak Current for High-Side } \\
& \text { Driver (typical 1A) }
\end{aligned}
$$

The total power losses for the high-side MOSFET can be calculated with Equation 5-13:

EQUATION 5-13: TOTAL POWER LOSSES FOR HIGH-SIDE MOSFET

$$
P_{\text {Loss High-Side }}=P_{\text {COND High-Side }}+P_{\text {SW High-Side }}
$$

For applications that operate with low duty cycle (lower than $30 \%$ ) or high input voltage, the power losses for the high-side transistor are mainly switching losses. For these applications, it is recommended to choose a MOSFET that offers a low Total Gate Charge.
For applications that operate with duty cycles higher than 50\%, the power losses for the high-side transistor are mainly conduction losses. For these applications, choose a MOSFET that has a low $R_{\text {DS(on). }}$

## MCP19035

The low-side MOSFET (synchronous rectifier) is "softcommutated" by the energy stored in the inductor , thus reducing the switching losses. For the low-side transistor, the power losses mainly consist of conduction losses, body diode conduction losses and body diode reverse recovery losses.
Similarly to the high-side, the RMS current that pass through the low-side MOSFET is calculated using Equation 5-14:

## EQUATION 5-14: RMS CURRENT FOR LOW-SIDE MOSFET

$$
I_{\text {RMS Low-Side }}=\sqrt{(1-D) \times\left(I_{\text {OUT }}^{2}+\frac{I_{\text {Ripple }}^{2}}{12}\right)}
$$

Where:

$$
\begin{aligned}
\mathrm{D}= & \text { Duty Cycle } \\
\mathrm{I}_{\text {OUT }}= & \text { Output Current }(\mathrm{A}) \\
\mathrm{I}_{\text {Ripple }}= & \text { Current Ripple in the Inductor } \\
& (\text { typically } 30 \% \text { of the maximum output } \\
& \text { current) (A) }
\end{aligned}
$$

The conduction losses for low-side MOS transistor are estimated in Equation 5-15:

## EQUATION 5-15: CONDUCTION LOSSES FOR LOW-SIDE TRANSISTOR

$$
P_{\text {COND Low-Side }}=I_{\text {RMS Low-Side }}{ }^{2} \times R_{D S(o n) L S(\max )}
$$

The body diode conduction loss is calculated in Equation 5-16:

EQUATION 5-16: BODY DIODE CONDUCTION LOSSES

$$
P_{\text {LOSS BD }}=I_{O U T} \times V_{F} \times t_{B D} \times f_{S W}
$$

Where:
$\mathrm{V}_{\mathrm{F}}=$ Forward Voltage of the Body Diode (V)
$t_{B D}=$ Total Conduction Time for Body Diode (s)

The body diode recovery time losses will be calculated using Equation 5-17:

EQUATION 5-17: BODY DIODE REVERSE RECOVERY LOSSES

$$
P_{R R}=\frac{Q_{R R} \times V_{I N} \times f_{S W}}{2}
$$

Where:

$$
Q_{R R}=\text { Reverse Recovery Charge of the Body Diode (C) }
$$

The total power loss for the low-side MOSFET can now be estimated by summing the power losses in Equation 5-18:

## EQUATION 5-18: TOTAL POWER LOSS FOR LOW-SIDE MOSFET (SR)

$P_{\text {Loss Low-Side }}=P_{\text {COND Low-Side }}+P_{\text {LOSS BD }}+P_{R R}$
The conduction losses are the dominant part of the total losses for the low-side transistor; choose a MOSFET with a low $R_{D S(o n)}$.
The body diode conduction and reverse recovery losses can be greatly minimized by reducing the Dead Times necessary to prevent the shoot-through. This can be achieved by choosing transistors that have a very low Figure of Merit (FOM) MOSFET for both sides.

### 5.2.7 BOOTSTRAP CAPACITOR SELECTION

The selection of the bootstrap capacitor is based upon the total gate charge of the high-side power MOSFET and the allowable droop in gate drive voltage while the high-side power MOSFET is conducting (see Equation 5-19).

EQUATION 5-19: BOOTSTRAP CAPACITOR

$$
C_{B O O T}=\frac{Q_{G(\text { Total })}}{\Delta V_{D R O O P}}
$$

Where:

$$
\begin{aligned}
\mathrm{Q}_{\mathrm{G}(\text { Total })} & =\text { High-side MOSFET Total Gate Charge (C) } \\
\Delta \mathrm{V}_{\mathrm{DROOP}} & =\text { Allowable Gate Drive Voltage Droop }(\mathrm{V})
\end{aligned}
$$

It is recommended that the voltage droop does not exceed 50 mV . A low ESR, ceramic capacitor, rated at least $16 \mathrm{~V}_{\mathrm{DC}}$, is recommended.

### 5.2.8 FEEDBACK LOOP COMPENSATION

Since the MCP19035 implements a Voltage-Mode PWM control, a Type-III compensation network is recommended. Correct placing of poles and zeros require analysis of the Bode plots for the buck converter power train.


FIGURE 5-1: Bode Plots for Buck Converter Power Train (Representation Using Asymptotes).

The power train of a buck converter that uses voltage mode control is a second order system. At the LC resonance frequency, a double pole occurs; this pole will "push" the gain down with a slope of $-40 \mathrm{db} /$ decade. This double pole also introduces a phase lag of $-180^{\circ}$. The compensation network must counteract the effects of this double pole in order to achieve the stability of the system.

The Equivalent Series Resistance (ESR) of the output capacitor introduces a zero that "pushes" the gain and phase up again. This zero helps the stability of the system if it occurs before the phase reaches the critical point of $-180^{\circ}$. However, due to the performance criteria (output voltage ripple, efficiency), the application requires the use of low ESR capacitors. For capacitors that have very low ESR (ceramic capacitors), this zero occurs at high frequency, where the phase reaches the critical point.

The frequencies for pole and zero are determined using Equation 5-20:

EQUATION 5-20: POLE AND ZERO FREQUENCIES

$$
\begin{aligned}
f_{L C} & =\frac{1}{2 \pi \sqrt{L \times C_{O U T}}} \\
f_{E S R} & =\frac{1}{2 \pi \times E S R \times C_{O U T}}
\end{aligned}
$$

## EQUATION 5-21: PWM MODULATOR GAIN

$$
A_{M O D}=20 \times \log \frac{V_{I N}}{\Delta V_{R A M P}}=20 \times \log V_{I N}
$$

The Type-III compensation network is represented in Figure 5-2:


Where:

$$
G(s)=\frac{R_{1}+R_{3}}{R_{1} \times R_{3} \times C_{1}} \times \frac{\left(s+\frac{1}{R_{4} \times C_{2}}\right) \times\left(s+\frac{1}{\left(R_{1} \times R_{3}\right) \times C_{1}}\right)}{s \times\left(s+\frac{\left(C_{2}+C_{3}\right)}{R_{4} \times C_{2} \times C_{3}}\right) \times\left(s+\frac{1}{R_{3} \times C_{1}}\right)}
$$

FIGURE 5-2: Type-III Compensation
Network.


FIGURE 5-3: Bode Plots for Type III Compensation Network (Representation Using Asymptotes).
Assuming $C_{3} « C_{2}$ and $R_{3} « R_{1}$, the pole and zero frequencies can be calculated using Equation 5-22:

## EQUATION 5-22: POLE AND ZERO

 FREQUENCIES OF THE COMPENSATION NETWORK$$
\begin{aligned}
& f_{Z 1}=\frac{1}{2 \pi \times\left(R_{1}+R_{3}\right) \times C_{1}} \cong \frac{1}{2 \pi \times R_{1} \times C_{1}} \\
& f_{Z 2}=\frac{1}{2 \pi \times R_{4} \times C_{2}} \\
& f_{P 1}=\frac{1}{2 \pi \times R_{4} \times\left(\frac{C_{2} \times C_{3}}{C_{2}+C_{3}}\right)} \cong \frac{1}{2 \pi \times R_{4} \times C_{3}} \\
& f_{P 2}=\frac{1}{2 \pi \times R_{3} \times C_{1}}
\end{aligned}
$$

## EQUATION 5-23: ZERO GAIN

$$
A_{Z E R O}=20 \times \log \frac{R_{4}}{R_{1}}
$$

## EQUATION 5-24: POLE GAIN

$$
A_{P O L E}=20 \times \log \frac{R_{4} \times\left(R_{1}+R_{3}\right)}{R_{1} \times R_{3}}
$$

The Type-III compensation network provides two zeros and three poles (including origin pole), pushing the cross-over frequency as high as possible, and boosts the phase margin of the system to greater than $45^{\circ}$. A higher bandwidth yields a faster load transient response. The faster transient response results in a smaller output voltage overshoot.
The procedure for placing the poles and zeros to achieve the optimum phase margin are presented below:

1. Determine the frequency of the double pole (LC pole) and ESR zero using Equation 5-20.
2. Choose resistor $R_{1}$ (usually between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ ). This value is a compromise between high values for additional capacitors (higher cost) and possible noise induced problems.
3. Resistor $R_{2}$ is calculated using Equation 5-25:

## EQUATION 5-25: FEEDBACK RESISTOR

 DIVIDER$$
R_{2}=\frac{V_{\text {REF }} \times R_{1}}{V_{\text {OUT }}-V_{\text {REF }}}=\frac{0.6 \times R_{1}}{V_{\text {OUT }}-0.6}
$$

4. Choose the crossover frequency of the compensated system. This frequency is recommended to be between $1 / 10^{\text {th }}$ and $1 / 5^{\text {th }}$ of the switching frequency ( $f_{\text {SWW }}$ ). A higher crossover frequency will improve the transient response, but will decrease the phase margin. For most of the applications, the crossover frequency is set around $1 / 10^{\text {th }}$ of switching frequency. This is a reasonable compromise between simplifying the design of the compensation loop and achieving a fast transient response. Since the frequency of the ESR zero is much higher than LC resonant frequency, the gain of the power train can be typically approximated at the crossover frequency, using Equation 5-26:

EQUATION 5-26: POWER TRAIN GAIN AT CROSSOVER FREQUENCY

$$
A_{P T_{C O}}=A_{M O D}-40 \times \log \left(\frac{f_{C O}}{f_{L C}}\right)
$$

The compensated error amplifier must have a gain equal to $\mathrm{A}_{\text {PTco }}$ at crossover frequency ( $\mathrm{f}_{\mathrm{CO}}$ ). Typically, this crossover frequency occurs between $F_{Z 2}$ and $F_{P 1}$ (see Figure 5-3).
5. The first zero of the compensation network must be placed at the fLC frequency. The capacitor $\mathrm{C}_{1}$ is calculated using Equation 5-27:

EQUATION 5-27: ${\text { CAPACITOR } C_{1}}^{1}$

$$
C_{1}=\frac{\sqrt{L \times C_{O U T}}}{R_{1}}
$$

6. The value of the resistor $R_{4}$ is estimated using Equation 5-28:

EQUATION 5-28: RESISTOR $\mathbf{R}_{\mathbf{4}}$

$$
R_{4}=\frac{f_{C O}}{f_{L C}} \times \frac{1}{V_{I N}} \times R_{1}
$$

Where:
$\mathrm{f}_{\mathrm{CO}}=$ cross-over frequency for the compensated system (usually $1 / 10^{\text {th }}$ of $f_{S W}$ )
7. The second zero of the compensation network must be placed at half of the $\mathrm{f}_{\mathrm{LC}}$ frequency. The value of the capacitor $\mathrm{C}_{2}$ is calculated in Equation 5-29:

## EQUATION 5-29: CAPACITOR $\mathrm{C}_{2}$

$$
C_{2}=2 \times \frac{\sqrt{L \times C_{\text {OUT }}}}{R_{4}}
$$

8. The first pole of the compensation network must be placed at $f_{S W}$. The value of $C_{3}$ is calculated in Equation 5-30:

EQUATION 5-30: ${\text { CAPACITOR } C_{3}}^{2}$

$$
C_{3}=\frac{1}{2 \times \pi \times R_{4} \times f_{S W}}
$$

9. The second pole of the compensation network must be placed at half of the $f_{S W}$. The value for resistor $R_{3}$ is calculated in Equation 5-31:

EQUATION 5-31: RESISTOR R $\mathbf{3}_{3}$

$$
R_{3}=\frac{1}{\pi \times C_{1} \times f_{S W}}
$$

$R_{3}=\frac{1}{\pi \times C_{1} \times f_{S W}}$

The compensation circuit can be simulated with any available simulator. The values of the components can be adjusted to meet the initial design parameters (crossover frequency and phase margin). It is also necessary to ensure that the gain of the compensation circuit does not exceed the gain of the error amplifier. Due to the interactions between poles and zeros, it is highly recommended to use the design tool provided by Microchip Technology Inc. to design and analyze the compensation network.

## MCP19035

### 5.3 Operation with Low Input Voltages

If the application requires an input voltage below 5.5 V , it is recommended to use the alternative schematic depicted in Figure 5-4.


FIGURE 5-4: Typical Application for Low $V_{I N}$.
This connection avoids the voltage drop on the internal voltage regulator, ensuring the correct driving of the MOSFETs at low input voltage.
Additional care must be exercised when this alternative schematic is used to minimize the input voltage ripple/noise. The internal circuitry of the MCP19035 may be affected by the ripple/noise present on the $\mathrm{V}_{\mathrm{CC}}$ pin . The $\mathrm{R}_{\mathrm{IN}}$ resistor together with $\mathrm{C}_{\mathrm{VCC}}$ capacitor form a low-pass filter for the bias voltage ( $\mathrm{V}_{\mathrm{CC}}$ voltage). The recommended value range for this resistor is between $2.2 \Omega$ and $10 \Omega$.

### 6.0 DESIGN EXAMPLE

This example illustrates the step-by-step design procedure for a 12 V to 1.8 V synchronous buck converter using the MCP19035 controller. To minimize the design effort, Microchip provides a design tool that is used to calculate the component values. See AN1452 - "Using the MCP19035 Synchronous Buck Converter Design Tool" for further details (DS01452).
The electrical parameters are detailed in Table 6-1.
TABLE 6-1: DESIGN EXAMPLE ELECTRICAL SPECIFICATION

| Parameter | Test Conditions | Min | Nominal | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Voltage $\left(\mathrm{V}_{\text {IN }}\right)$ |  | 8 | 12 | 14 | V |
| Output Voltage $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ | $0 \leq \mathrm{I}_{\mathrm{OUT}} \leq 15 \mathrm{~A}$ | - | 1.8 | - | V |
| Line Regulation | $8.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 14 \mathrm{~V}$ | - | - | 0.5 | $\%$ |
| Load Regulation | $\mathrm{OA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 15 \mathrm{~A}$ | - | - | 0.5 | $\%$ |
| Output ripple ( $\left.\mathrm{V}_{\text {OUT_RIPPLE }}\right)$ | $\mathrm{I}_{\mathrm{OUT}}=15 \mathrm{~A}$ | - | - | 30 | mV |
| Input ripple $\left(\mathrm{V}_{\text {IN_RIPPLE }}\right)$ | $\mathrm{I}_{\mathrm{OUT}}=15 \mathrm{~A}$ | - | - | 0.3 | V |
| Output overshoot | Step from 3.75A to 11.25A | - | - | 100 | mV |
| Output undershoot | Step from 11.25 A to 3.75A | - | - | 100 | mV |
| Output current $\left(\mathrm{I}_{\mathrm{OUT}}\right)$ |  | 0 | - | 15 | A |
| Efficiency |  | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~A}$ | 90 | - | - |

### 6.0.1 INDUCTOR SELECTION

The inductor must be sized for a typical ripple current that is around $30 \%$ of maximum output current. The inductor value calculated with Equation $5-1$ is $1.16 \mu \mathrm{H}$. To compensate against component tolerance, choose the next higher standard value $1.5 \mu \mathrm{H}$ (typically $20 \%$ for high current inductors).

The peak current in the inductor can be calculated with Equation $5-2$, its value being 17.25A. The inductor must sustain, without saturating, this peak current. To maintain low-conduction losses, the DC resistance of the inductor must be as low as possible. Table 6-2 shows some suitable inductors for this application.
TABLE 6-2: SUITABLE INDUCTORS FROM VARIOUS VENDORS

| Vendor | Part Number | Inductance <br> $(\boldsymbol{\mu} \mathbf{H})$ | DCR <br> $(\mathbf{m} \Omega)$ | ISAT <br> $(\mathbf{A})$ |
| :--- | :--- | :---: | :---: | :---: |
| Coilcraft $^{\circledR}$ | XAL1010-152MEB | 1.5 | 1.76 | 36.6 |
| Wurth Elektronik $^{\circledR}$ | 7443320150 | 1.5 | 2.1 | 27 |
| TDK - EPC $^{\circledR}$ | B82559A0142A013 | 1.4 | 1.5 | 22 |
| Bourns $^{\circledR}$ | SRP1270-1R5M | 1.5 | 2.1 | 48 |

### 6.0.2 INPUT CAPACITOR SELECTION

The converter operates with a maximum duty cycle of $22.5 \%$. A ceramic capacitor (X7R dielectric) with a $10 \mathrm{~m} \Omega$ ESR (typical) will be used. The minimum capacitance for input capacitor, calculated in Equation 5-4, is $32.7 \mu \mathrm{~F}$. Use two standard $22 \mu \mathrm{~F}$ capacitors (X7R) rated at $25 \mathrm{~V}_{\mathrm{DC}}$ in parallel.

### 6.0.3 OUTPUT CAPACITOR SELECTION

Based on a step load from $25 \%$ to $75 \%$ of the maximum output current, the minimum value for the output capacitor can be determined with Equation 5-7. The minimum value is $456 \mu \mathrm{~F}$. Choose the next higher standard value ( $500 \mu \mathrm{~F}$ ). The ESR of the output capacitor will strongly affect the output voltage ripple. Use five $100 \mu \mathrm{~F}$ standard ceramic capacitors (X7R or X5R dielectric) rated at $6.3 \mathrm{~V}_{\mathrm{DC}}$ in parallel. The estimated final value of the ESR is lower than $5 \mathrm{~m} \Omega$. The output voltage ripple is now estimated with Equation 5-6.

### 6.0.4 MOSFETS SELECTION

Before the MOSFET selection, the total losses of the converter should be estimated. For this application, the input power can be estimated using Equation 6-1:

## EQUATION 6-1: INPUT POWER

$$
P_{I N}=\frac{U_{\text {OUT }} \times I_{\text {OUTmax }}}{E f f}
$$

The total power losses are estimated in Equation 6-2:

## EQUATION 6-2: TOTAL CONVERTER LOSSES

$$
P_{\text {LOSS }}=P_{\text {IN }}-P_{\text {OUT }}
$$

To achieve the efficiency goal ( $90 \%$ ), the total power losses must be lower than 2W at 10A output current. Table 6-3 shows how these losses are distributed over the converter components. The power losses distribution varies with the design parameters. As a rule of thumb, for designs that have higher conversion ratio (low duty cycles), the losses for the high-side MOSFET are mainly switching losses. For the low side, most of the losses will be the conduction losses.

TABLE 6-3: ESTIMATION OF THE POWER LOSSES DISTRIBUTION

| Component | Losses (\%) |
| :--- | :---: |
| High-Side MOSFET | 36 |
| Low-Side MOSFET | 40 |
| Inductor | 10 |
| Input Capacitor | 2 |
| Output Capacitor | 1 |
| PWM Controller | 10 |
| Traces DC Resistance | 1 |

An important part of the total power losses (over 75\%) are dissipated by the MOSFETs.
For the high-side MOSFET, the total amount of losses (conduction and switching losses) should not exceed 0.72 W . This design has a higher conversion ratio (greater than $7: 1$ ), thus most of the losses of the highside MOSFET will be switching losses. As a rule of thumb, the switching losses will be considered to be $70 \%$ of the total losses.

The conduction losses for the high-side MOSFET are estimated in Equation 5-10. High-side MOSFET conduction losses are high at low input voltages. The maximum $R_{D S(o n)}$ for the high-side MOSFET is:

## EQUATION 6-3: MAXIMUM

HIGH-SIDE R ${ }_{\text {DS(ON }}$

$$
R_{D S(o n)}=\frac{P_{\text {Loss High- Side }}}{I_{\text {RMS High-side }}{ }^{2}} \times 0.3
$$

For this design, where $I_{\text {RMS High-Side }}=3.9 \mathrm{~A}$ at 12 V input voltage and 10A output current, the high-side MOSFET should have a $R_{D S(O n)}$ lower than $14 \mathrm{~m} \Omega$.
For the high-side MOSFET, most of the losses are switching losses (70\%). The maximum total gate charge for the high-side MOSFET is:

EQUATION 6-4: MAXIMUM TOTAL GATE CHARGE FOR THE HIGH-SIDE MOSFET

$$
Q_{G(\text { Total })}=\frac{P_{\text {LOSS High-Side }}}{V_{I N(\text { Max })} \times I_{O U T} \times f_{S W}} \times 0.7
$$

The maximum Total Gate Charge $\left(\mathrm{Q}_{\mathrm{G} \text { (Total) }}\right)$ at 4.5 V $\mathrm{V}_{\mathrm{GS}}$ should be lower than 12 nC (calculated for 10 A output current).

For the low-side MOSFET, losses are mainly conduction losses. As a rule of thumb, the conduction losses are considered to be $85 \%$ of the total losses. For this design, the maximum power losses (estimated at 12 V input voltage and 10A output current) for low-side should be lower than 0.9 W . Estimate the maximum $R_{\mathrm{DS}(\mathrm{On})}$ for the low-side MOSFET using Equation 6-5:

EQUATION 6-5: MAXIMUM RD (ON OF LOW-SIDE MOSFET

$$
R_{D S(o n)}=\frac{P_{\text {LOSS Low-Side }}}{I_{\text {RMS Low-Side }}{ }^{2}} \times 0.85
$$

In this design, $\mathrm{I}_{\mathrm{RMS}}$ Low-Side $=9.3 \mathrm{~A}$ at 12 V input voltage, 10A output current and the maximum $\mathrm{R}_{\mathrm{DS}(\mathrm{On})}$ for low-side MOSFET $=7.8 \mathrm{~m} \Omega$.

For this design, Microchip's MCP87050 and MCP87022 high-performance MOSFETs can be used. Calculate the total losses introduced by these transistors using the provided equations. For the high-side MOSFET (MCP87050), the total loss is 0.66 W . The low-side MOSFET (MCP87022) will dissipate a 0.3 W loss.

### 6.0.5 BOOTSTRAP CAPACITOR SELECTION

From Equation 5-19, the value of the Bootstrap Capacitor should be higher than 276 nF . Choose the standard value 330 nF ceramic capacitor (X7R) rated at $16 \mathrm{~V}_{\mathrm{DC}}$.

### 6.0.6 DEAD TIME (DT) SELECTION

The MOSFET used in this design has a low Figure of Merit parameter. The overall efficiency of the converter can be improved by choosing the MCP19035 with optimized Dead Time.

### 6.0.7 OVERCURRENT PROTECTION THRESHOLDS

The MCP19035 controller provides two fixed threshold for high and low-side overcurrent protection circuits. These thresholds are 480 mV (typical) for high-side and 180 mV (typical) for the low-side. The peak current for the high-side is:

EQUATION 6-6: MAXIMUM PEAK CURRENT FOR A HIGH-SIDE MOSFET

$$
I_{M A X_{H S}}=\frac{0.48}{R_{D S(o n) H S}}
$$

For this design, the maximum peak current that flows into the high-side MOSFET is 87A.

The peak current for the low-side MOSFET is:

## EQUATION 6-7: MAXIMUM PEAK CURRENT FOR A LOW-SIDE MOSFET <br> $$
I_{M A X_{L S}}=\frac{0.18}{R_{D S(\text { on }) L S}}
$$

For this design, the maximum peak current that flows into the low-side MOSFET is 81 A .

### 6.0.8 FEEDBACK LOOP COMPENSATION

For this design, the crossover frequency is 30 kHz , while the resonant frequency of LC tank is 5.88 kHz . With these parameters, and following the design procedure described in Section 5.2, Design Procedure, the value for compensation network components can be calculated.

## TABLE 6-4: COMPENSATION NETWORK

 COMPONENTS| Component | Value | Standard Value |
| :---: | :---: | :---: |
| $\mathrm{R}_{1}$ | $20 \mathrm{k} \Omega$ | $20 \mathrm{k} \Omega$ |
| $\mathrm{R}_{2}$ | $10 \mathrm{k} \Omega$ | $10 \mathrm{k} \Omega$ |
| $\mathrm{R}_{3}$ | $0.774 \mathrm{k} \Omega$ | $0.75 \mathrm{k} \Omega$ |
| $\mathrm{R}_{4}$ | $8.6 \mathrm{k} \Omega$ | $8.2 \mathrm{k} \Omega$ |
| $\mathrm{C}_{1}$ | 1.37 nF | 1.2 nF |
| $\mathrm{C}_{2}$ | 6.36 nF | 6.8 nF |
| $\mathrm{C}_{3}$ | 61 pF | 68 pF |

The components used for the compensation network must be of good quality and tolerance. The recommended dielectric for capacitors is COG and the tolerance $5 \%$. The recommended tolerance for resistors is $1 \%$.

### 6.0.9 LAYOUT RECOMMENDATIONS

Good printed circuit board layout techniques are important to any switching circuitry, and switching power supplies are no different. Here are the guidelines for the PCB layout:

- The exposed pad of MCP19035 DFN case is the only connection to the internal device ground. Connect this pad directly to the board ground plane.
- Place at least four vias in the exposed pad land to help remove heat from the device.
- Use separate grounds for power and signal paths. Keep high current paths away from sensitive components and nodes (ex. feedback and compensation network components).
- Four layer PCBs are highly recommended to obtain optimum results regarding noise/EMI. Use an internal layer as ground plane.


## MCP19035

- For double layer boards, a single ground plane (usually the bottom) is recommended.
- Use short, wide traces for the MOSFET's gate drive connection (LDRV and HDRV signals).
- Place the main MOSFET (control/high-side MOSFET) as close as possible to the input capacitors.
- Minimize the connections between MOSFETs, the inductor and the MCP19035 case (PHASE node). Place this node over a ground plane to minimize the radiated noise.
- Place the compensation network components
near the MCP19035 case and connect these components to a low noise ground (signal ground).
- Locate the $\mathrm{V}_{I N}$ decoupling capacitor close to the MCP19035 case.
- Locate the Bootstrap Circuit capacitor close to the MCP19035 case.
- Minimize the area of high frequency current loops.

Figure 6-1 helps the PCB designer to identify the main high frequency current paths for the Synchronous Buck Converter.


Where:

$$
\begin{aligned}
\mathrm{I}_{\mathbb{N}} & =\text { Input Converter current } \\
\mathrm{I}_{\mathrm{SR}} & =\text { Current through the Synchronous Rectifier (SR) MOSFET } \\
\mathrm{I}_{\mathrm{HDRV} \text { and }} \mathrm{I}_{\mathrm{LDRV}} & =\text { MOSFET drivers' currents } \\
\mathrm{I}_{\mathrm{RR}} & =\text { Current produced by the Reverse Recovery of the SR MOSFET body diode }
\end{aligned}
$$

FIGURE 6-1: High Frequency Current Paths.

All these currents contain high-frequency components and can produce EMI. Minimizing the area of these loops will reduce the radiated noise.
The Reverse Recovery of the SR MOSFET Body Diode current is an important source of noise and EMI. This current, although very short (less than 10 ns ), can easily reach a few hundred amps, especially when using low ESR capacitors for input bypass and very fast MOSFETs for switching transistors. If this current passes through a path that has a high inductance, it will produce an intense voltage ringing.

For noise sensitive applications (for example, RF applications) the excessive voltage ringing in the PHASE node produced by Reverse Recovery of SR MOSFET Body Diode can be reduced by placing a lowvalue resistor in series with the bootstrap capacitor. This resistor will slow down the high-side MOSFET during low-to-high transition, reducing the slew rate of the SW node signal. The recommended value for this resistor is between $2.2 \Omega$ and $10 \Omega$, and should be determined by lab measurements. The penalty of including this resistor is an efficiency reduction. It should, however, be no more than $0.5 \%$.

Figures 6-2 and 6-3 show the difference between PHASE node voltage with and without this resistor.


FIGURE 6-2: $\quad$ SW (PHASE) Node With Boot Capacitor Series Resistor.


FIGURE 6-3: SW (PHASE) Node Without Boot Capacitor Series Resistor.


TABLE 6-5: BILL OF MATERIALS

| Qty | Reference | Value | Manufacturer | Manufacturer Part Number | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | C1 | 1.2 nF | KEMET® Electronic Corp. | C0603C122J1GACTU | $\begin{aligned} & \hline \hline \text { Cap. Ceramic } 1200 \text { PF 100V 5\% NP0 } \\ & 0603 \end{aligned}$ |
| 1 | C2 | 6.8 nF | KEMET Electronic Corp. | C0603C682J5GACTU | Cap. Ceramic 6800 PF 50V 5\% NP0 0603 |
| 1 | C3 | 68 pF | KEMET Electronic Corp. | C0603C680J1GACTU | Cap. Ceramic 68 PF 100V 5\% NP0 0603 |
| 1 | C4 | 0.33 F | MURATA Electronics ${ }^{\circledR}$ | GRM188R71C334KA01D | Cap. Ceramic $0.33 \mu \mathrm{~F} 16 \mathrm{~V} 10 \%$ X7R 0603 |
| 5 | $\begin{aligned} & \text { C5, C6, } \\ & \text { C7, C8, C9 } \end{aligned}$ | 100 F | TDK ${ }^{\circledR}$ Corporation | C3225X5R0J107M | $\begin{aligned} & \text { Cap. Ceramic } 100 \mu \mathrm{~F} 6.3 \mathrm{~V} 20 \% \text { X5R } \\ & 1210 \end{aligned}$ |
| 2 | C10, C11 | $22 \mu \mathrm{~F}$ | MURATA Electronics | GRM32ER71E226KE15L | Cap. Ceramic $22 \mu \mathrm{~F} 25 \mathrm{~V} 10 \%$ X7R 1210 |
| 1 | C12 | $1 \mu \mathrm{~F}$ | TDK Corporation | CGA4J3X7R1V105K | Cap. Ceramic 1 ¢ $35 \mathrm{~V} 10 \% \mathrm{X7R} 0805$ |
| 1 | C13 | $4.7 \mu \mathrm{~F}$ | TDK Corporation | C2012X5R1E475K | Cap. Ceramic $4.7 \mu \mathrm{~F} 25 \mathrm{~V}$ X5R 0805 |
| 2 | J1, J2 |  | On-Shore Technology Inc. | ED120/2DS | Terminal Block 5.08 mm Vert. 2 POS |
| 1 | L1 | $1.5 \mu \mathrm{H}$ | Wurth <br> Electronik Group | 7443320150 | Inductor Power $1.5 \mu \mathrm{H} 19.5 \mathrm{~A}$ SMD |
| 1 | Q1 |  | Microchip Technology Inc. | MCP87050T-U/MF | High-Speed N-Channel Power MOSFET, $5 \times 6 \mathrm{~mm}$ PDFN |
| 1 | Q2 |  | Microchip Technology Inc. | MCP87022T-U/MF | High-Speed N-Channel Power MOSFET, $5 \times 6 \mathrm{~mm}$ PDFN |
| 1 | R1 | $20 \mathrm{k} \Omega$ | Panasonic ${ }^{\text {® }}$ - ECG | ERJ-3EKF2002V | Res. 20k Ohm 1/10W 1\% 0603 SMD |
| 1 | R2 | $10 \mathrm{k} \Omega$ | Panasonic - ECG | ERJ-3GEYJ103V | Res. 10k Ohm 1/10W 5\% 0603 SMD |
| 1 | R3 | $750 \Omega$ | Vishay ${ }^{\circledR} / D a l e$ Intertechnology | CRCW0603750RFKEA | Res. 750 OHM 1/10W 1\% 0603 SMD |
| 1 | R4 | $8.2 \mathrm{k} \Omega$ | Panasonic - ECG | ERJ-3EKF8201V | Res. 8.2k Ohm 1/10W 1\% 0603 SMD |
| 1 | R5 | $1 \mathrm{M} \Omega$ | Panasonic - ECG | ERJ-3EKF1004V | Res. 1M Ohm 1/10W 1\% 0603 SMD |
| 1 | R6 | $100 \mathrm{k} \Omega$ | Panasonic - ECG | ERJ-3EKF1003V | Res. 100k Ohm 1/10W 1\% 0603 SMD |
| 1 | U1 |  | Microchip Technology Inc. | MCP19035-AAABE/MF | High Speed Synchronous Buck Controller |

## MCP19035

NOTES:

### 7.0 PACKAGING INFORMATION

### 7.1 Package Marking Information

10-Lead DFN ( $3 \times 3 \times 0.9 \mathrm{~mm}$ )


| Part Number | Code |
| :--- | :---: |
| MCP19035-AAAAE/MF | BAFG |
| MCP19035T-AAAAE/MF | BAFG |
| MCP19035-AAABE/MF | BAFP |
| MCP19035T-AAABE/MF | BAFP |
| MCP19035-BAAAE/MF | BAFH |
| MCP19035T-BAAAE/MF | BAFH |
| MCP19035-BAABE/MF | BAFQ |
| MCP19035T-BAABE/MF | BAFQ |

Example:


Legend: $X X \ldots$ Customer-specific information
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code
(e3) Pb-free JEDEC designator for Matte Tin (Sn)

* This package is Pb -free. The Pb -free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing No. C04-063C Sheet 1 of 2

## 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

NOTE 2


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits | MIN | NOM | MAX |  |
|  | N | 10 |  |  |
| Number of Pins | e | 0.50 BSC |  |  |
| Pitch | A | 0.80 | 0.90 | 1.00 |
| Overall Height | A1 | 0.00 | 0.02 | 0.05 |
| Standoff | A3 | 0.20 REF |  |  |
| Contact Thickness | D | 3.00 BSC |  |  |
| Overall Length | D2 | 2.15 | 2.35 | 2.45 |
| Exposed Pad Length | E | 3.00 BSC |  |  |
| Overall Width | E2 | 1.40 | 1.50 | 1.75 |
| Exposed Pad Width | b | 0.18 | 0.25 | 0.30 |
| Contact Width | L | 0.30 | 0.40 | 0.50 |
| Contact Length | K | 0.20 | - | - |
| Contact-to-Exposed Pad |  |  |  |  |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing No. C04-063C Sheet 2 of 2

## 10-Lead Plastic Dual Flat, No Lead Package (MF) - $3 \times 3 \times 0.9 \mathrm{~mm}$ Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.50 BSC |  |  |
| Optional Center Pad Width | W2 |  |  | 2.48 |
| Optional Center Pad Length | T2 |  |  | 1.55 |
| Contact Pad Spacing | C1 |  | 3.10 |  |
| Contact Pad Width (X10) | X1 |  |  | 0.30 |
| Contact Pad Length (X10) | Y1 |  |  | 0.65 |
| Distance Between Pads | G | 0.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2063B

## APPENDIX A: REVISION HISTORY

## Revision B (March 2013)

The following is the list of modifications:

1. Added the 600 kHz option Switching Frequency parameter and related information throughout the document.
2. Updated the DC Electrical Characteristics table to reflect the 600 kHz option for the Switching Frequency parameter.
3. Updated Figure 2-1, Figure 2-3, and Figure 2-10.
4. Updated Section 4.4 "Internal Oscillator".
5. Updated the Switching Frequency value in Equation 4-1.
6. Updated Section 4.11 "Soft Start".
7. Updated Figure 4-3.
8. Added a note to Section 4.12 "Pre-Bias Load Start-up".
9. Updated Section 5.2.1 "Switching Frequency and the Maximum Conversion Ratio".
10. Updated Section 7.1 "Package Marking Information" with the 600 kHz Switching Frequency option markings.
11. Updated the Product Identification System page with the 600 kHz Switching Frequency option marking information.

Revision A (November 2012)

- Original Release of this Document.

MCP19035

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


MCP19035

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC ${ }^{32}$ logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH \& Co. \& KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.
© 2012-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.
ISBN: 978-1-62077-089-4

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Microchip

## Worldwide Sales and Service

## AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

## Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

## Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Cleveland

Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445
Toronto
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China-Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500
China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189
China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China-Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310
Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
Korea-Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

## Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955
Taiwan-Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305
Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

# OCEAN CHIPS <br> Океан Электроники <br> Поставка электронных компонентов 

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR». JONHON
«JONHON» (основан в 1970 г.)
Разъемы специального, военного и аэрокосмического назначения:
(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)
«FORSTAR» (основан в 1998 г.)
ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:
(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).


Телефон: 8 (812) 309-75-97 (многоканальный)
Факс: 8 (812) 320-03-32
Электронная почта: ocean@oceanchips.ru
Web: http://oceanchips.ru/
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А


[^0]:    $P_{\text {COND High-Side }}=I_{\text {RMS High-Side }}{ }^{2} \times R_{\text {DS(on)HS(max) }}$

