

# **MP6534** 5V to 55V, Three-Phase, Brushless

5V to 55V, Three-Phase, Brushless DC Motor Pre-Driver with Buck Regulator

The Future of Analog IC Technology

# DESCRIPTION

The MP6534 is a gate driver IC designed for three-phase brushless DC motor driver applications. It is capable of driving three half bridges consisting of 6 N-channel power MOSFETs up to 55V. The MP6534 includes a 500mA buck regulator to generate local power for microcontrollers or other circuitry.

The MP6534 integrates a regulated charge pump to generate gate drive power, and uses a bootstrap capacitor to generate a supply voltage for the high-side MOSFET driver. An internal trickle-charge circuit maintains sufficient high-side gate driver voltage even when an output is operated at 100% duty cycle.

Internal protection features include programmable short-circuit protection, overcurrent protection, adjustable dead-time control, undervoltage lockout, and thermal shutdown.

The MP6534 is available in a 40-contact QFN (5mm x 5mm) package with an exposed thermal pad.

## FEATURES


- Wide 5V to 55V Input Voltage Range
- Charge Pump Gate Drive Supply
- Bootstrap High-Side Driver with Trickle-Charge Circuit Supports 100% Duty Cycle Operation
- 500mA Buck Regulator
- Low-Power Sleep Mode
- Programmable Short-Circuit Protection
- Over-Current Protection
- Adjustable Dead-Time Control to Prevent Shoot-Through
- Thermal Shutdown and UVLO Protection
- Fault Indication Output
- Thermally Enhanced Surface-Mount Package

## APPLICATIONS

- 3-Phase, Brushless DC Motors and Permanent Magnet Synchronous Motors
- Power Drills
- E-Bikes

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.



### **ORDERING INFORMATION**


Part Number*	Package	Top Marking
MP6534GU	QFN-40 (5mmx5mm)	See Below

\* For Tape & Reel, add suffix -Z (e.g. MP6535GU-Z)

### **TOP MARKING**

MPSYYWW MP6534 LLLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP6534: Part number LLLLLLL: Lot number



## **PACKAGE REFERENCE**



## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Input voltage (V <sub>IN</sub> ) Input voltage (V <sub>RIN</sub> )	
RSW	-0.3V to V <sub>RIN</sub> +0.3V
RBST	V <sub>RSW</sub> + 6V
CPA	
СРВ	
VREG	
BSTA/B/C	
GHA/B/C	
GHA/B/C (Transient, 2µS)	
SHA/B/C	
SHA/B/C (Transient, 2µS)	
GLA/B/C	
ESD rating (HBD)	
All other pins to AGND	
Continuous power dissipation	
QFN-40 (5mmx5mm)	3.47W
Storage temperature	55°C to +150°C
Junction temperature	+150°C
Lead temperature (solder)	+260°C
ESD (Human Body Model)	1500V

# Recommended Operating Conditions <sup>(3)</sup>

Input voltage ( $V_{IN}$ ,  $V_{RIN}$ ).....+5V to 55V OCREF voltage ( $V_{OC}$ )....+0.125V to 2.4V Operating junction temp. ( $T_J$ )...-40°C to +125°C

# Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

#### NOTES:

1) Exceeding these ratings may damage the device.

- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS (MOTOR PRE-DRIVER)**

 $V_{IN} = 24V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply		·				
Input supply voltage	V <sub>IN</sub>		5		55	V
Quiescent current	Ι <sub>Q</sub>	nSLEEP = 1, gate not switching		0.95	2	mA
	I <sub>SLEEP</sub>	nSLEEP = 0			1	μA
Control Logic						
Input logic low threshold	V <sub>IL</sub>				0.8	V
Input logic high threshold	V <sub>IH</sub>		2			V
Logic input current	I <sub>IN(H)</sub>	$V_{IH} = 5V$	-20		20	μA
	I <sub>IN(L)</sub>	$V_{IL} = 0.8V$	-20		20	μA
nSLEEP pull-down current	I <sub>SLEEP-PD</sub>			1		μA
Internal pull-down resistance	R <sub>PD</sub>	All logic inputs except nSLEEP		880		kΩ
Fault Outputs (Open-Drain Ou	tputs)			-		
Output low voltage	V <sub>OL</sub>	I <sub>O</sub> = 5mA			0.5	V
Output high leakage current	I <sub>OH</sub>	$V_0 = 3.3V$			1	μA
Protection Circuit						
UVLO rising threshold	V <sub>IN_RISE</sub>		3.3	3.9	4.5	V
UVLO hysteresis	V <sub>IN HYS</sub>			200		mV
VREG rising threshold	V <sub>REG_RISE</sub>		6.8	7.6	8.4	V
VREG hysteresis	V <sub>REG_HYS</sub>			0.54	1	V
VREG start-up delay	t <sub>REG</sub>			800		μs
Short-Circuit Threshold		$V_{OC} = 1V$	0.8	1	1.2	V
Accuracy (MOSFET V <sub>DS</sub> )	V <sub>SC</sub>	$V_{OC} = 2.4 V$	2.18	2.4	2.62	V
OCP deglitch time	t <sub>oc</sub>			3		μs
SLEEP wake-up time	t <sub>SLEEP</sub>			1		ms
LSS OCP threshold	V <sub>LSS-OCP</sub>		0.4	0.5	0.6	V
Thermal shutdown	T <sub>TSD</sub>			150		°C

# ELECTRICAL CHARACTERISTICS (MOTOR PRE-DRIVER) (continued)

Parameter	Symbol	Condition	Mii	n Typ	Max	Units
Gate Drive						
Poststrap diada forward valtage	V	$I_D = 10 \text{mA}$			0.9	V
Bootstrap diode forward voltage	V <sub>FBOOT</sub>	I <sub>D</sub> = 100mA			1.3	V
VPEC output voltage	V	V <sub>IN</sub> = 5.5V - 55V	10	11.5	12.8	
VREG output voltage	$V_{REG}$	$V_{IN} = 5V$	2xV <sub>IN</sub> -1			V
Maximum source current	I <sub>OSO</sub> <sup>(5)</sup>			0.8		Α
Maximum sink current	I <sub>OSI</sub> <sup>(5)</sup>			1		Α
Gate drive pull-up resistance	R <sub>UP</sub>	$V_{DS} = 1V$		8		Ω
HS gate drive pull-down resistance	R <sub>HS-DN</sub>	V <sub>DS</sub> = 1V	1.2		4.7	Ω
LS gate drive pull-down resistance	R <sub>LS-DN</sub>	V <sub>DS</sub> = 1V	1		5	Ω
LS passive pull-down resistance	R <sub>LS-PDN</sub>			590		kΩ
LS automatic turn-on time	t <sub>LS</sub>	At ENx rising edge		1.8		μs
Charge pump frequency	f <sub>CP</sub>			110		kHz
		Leave DT open		6		μs
Dead time	t <sub>DEAD</sub>	$R_{DT} = 200 k\Omega$		0.74		μs
		DT tied to GND		30		ns

 $V_{IN} = 24V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

NOTE:

5) Guaranteed by design - not tested in production

# **ELECTRICAL CHARACTERISTICS (BUCK REGULATOR)**

 $V_{IN}$  = 12V,  $T_A$  = 25°C, unless otherwise noted.


mps:

Parameters	Symbol	Condition	Min	Тур	Мах	Units
Feedback voltage	V <sub>FB</sub>		0.792	0.812	0.832	V
Feedback current	I <sub>FB</sub>	V <sub>RFB</sub> = 0.85V			0.1	μA
Switch-on resistance	R <sub>DS(ON)</sub>			1		Ω
Switch leakage	I <sub>SW_LKG</sub>	$V_{REN} = 0V,$ $V_{RSW} = 0V$			1	μA
Current limit	I <sub>LIM</sub>		1.0	1.25	1.5	А
Oscillator frequency	f <sub>SW</sub>	$V_{FB} = 0.6V$	330	450	570	kHz
Foldback frequency	f <sub>SW_F</sub>	$V_{RFB} = 0V$		135		kHz
Maximum duty cycle	D <sub>MAX</sub>	$V_{RFB} = 0.6V$	90	93.5		%
Minimum on time	T <sub>ON</sub>			100		ns
Under-voltage lockout threshold rising	$V_{UVLO_R}$		2.9	3.3	3.7	V
Under-voltage lockout threshold falling	V <sub>UVLO_F</sub>		2.55	3.05	3.45	V
Under-voltage lockout threshold hysteresis	V <sub>UVLO_HYS</sub>			320		mV
REN threshold rising	$V_{\text{EN}_{\text{R}}}$			1.35		V
REN threshold falling	V <sub>EN_F</sub>			1.17		V
REN threshold hysteresis	V <sub>EN_HYS</sub>			180		mV
	I <sub>EN</sub>	$V_{REN} = 2V$		3.1		μA
REN input current		$V_{REN} = 0V$		0.1		
Supply current (shutdown)	I <sub>S</sub>	$V_{REN} = 0V$		0.1	1.0	μA
Supply current (quiescent)	Ι <sub>Q</sub>	$V_{REN} = 2V, V_{FB} = 1V$		0.73	0.85	mA
Thermal shutdown	T <sub>SD</sub>			165		°C
Thermal shutdown hysteresis	T <sub>SD_HYS</sub>			20		°C

# **TYPICAL CHARACTERISTICS**

**Motor Pre-Driver** 

mps:




LSS Current Limit Threshold vs. Temperature

# **TYPICAL CHARACTERISTICS** (continued)

**Buck Regulator** 

MPS.




# **TYPICAL PERFORMANCE CHARACTERISTICS**

**Motor Pre-Driver** 

 $V_{IN} = 24V$ , OC\_REF = 0.5V,  $R_{DT} = 200k$ , ENA = ENC = H,  $F_{PWMA} = 20kHz$ ,  $T_A = 25^{\circ}C$ ,

Resistor + Inductor Load:  $5\Omega$  + 1mH/phase with star connection, unless otherwise noted.



MP6534 Rev. 1.12 7/11/2017


www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.

# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

**Motor Pre-Driver** 

 $V_{IN} = 24V$ ,  $OC_{REF} = 0.5V$ ,  $R_{DT} = 200k$ , ENA = ENC = H,  $F_{PWMA} = 20kHz$ ,  $T_A = 25^{\circ}C$ ,

Resistor + Inductor Load:  $5\Omega$  + 1mH/phase with star connection, unless otherwise noted.




Steady State


# TYPICAL PERFORMANCE CHARACTERISTICS

#### **Buck Regulator**

 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $L = 22\mu$ H,  $T_A = 25$ °C, unless otherwise noted.

**Steady State** 





**Steady State** V<sub>IN</sub>=6V, V<sub>OUT</sub>=3.3V, I<sub>OUT</sub>=0.1A

4µs/div.

VIN=60V, VOUT=3.3V, IOUT=0.9A


**Steady State** 


Load Transient


Load Transient


IOUT=0.2A to 0.7A

Vout=3.3V, Iout=0.2A to 0.7A










Short Output I<sub>OUT</sub>=0.65A



MP6534 Rev. 1.12 7/11/2017


www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.

# **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

#### **Buck Regulator**

 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $L = 22\mu$ H,  $T_A = 25$ °C, unless otherwise noted.





# **PIN FUNCTIONS**

1, 26, 30, 36       NC       Not connected.         2       BSTC       Bootstrap phase C. Connect a ceramic capacitor to SHC. See Applications Information section.         3       SHC       High-side source connection phase C.         4       GHC       High-side gate drive phase C.         5       GLC       Low-side gate drive phase C.         6       LSS       Low-side source connection.         7       PWMC       PWM input pin for phase C. High drives phase C high; low drives phase B low. Internal pulldown.         8       PWMB       PWM input pin for phase A. High drives phase A high; low drives phase A low. Internal pulldown.         9       PWMA       Enable pin for phase A. Active high enables the gate driver for phase C; low disables the gate driver for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver of phase A. Active high enables the gate driver for phase A; low disables the gate driver of phase A. Active high enables the gate driver for phase A; low disables the gate driver of phase A. Active high enables the gate driver for phase A; low disables the gate driver of phase A. Active high enables the gate driver for phase A; low disables the drive supplex obset.         14       nSLEEP       See adplications information section. <td< th=""><th>Pin #</th><th>Name</th><th>Description</th></td<>	Pin #	Name	Description			
30, 36       Botstrap phase C. Connect a ceramic capacitor to SHC.         2       BSTC       Beotstrap phase C. Connect a ceramic capacitor to SHC.         3       SHC       High-side source connection phase C.         4       GHC       High-side source connection phase C.         5       GLC       Low-side gate drive phase C.         6       LSS       Low-side gate drive phase C.         7       PWMC input pin for phase B. High drives phase C high; low drives phase B low.         1       Internal pulidown.         8       PWM input pin for phase A. High drives phase A high; low drives phase A low.         10       ENC         11       ENB         12       ENAble pin for phase C. Active high enables the gate driver for phase B. low disables the gate driver for phase B. Internal pulidown.         12       ENA         13       nFAULT         14       RSE         15       OCREF         Over-current protection reference input.       Tis duit indication. Open-drian output. nFAULT is logic low when in a fault condition.         14       nSLEEP pulledwn.         15       OCREF       Over-current protection reference input.         16       DT       Dagatiante section.         17.34       GND       Ground.	1, 26,	NC	Not connected			
2       BSTC       See Applications Information section.         3       SHC       High-side source connection phase C.         4       GHC       High-side gate drive phase C.         5       GLC       Low-side gate crive phase C.         6       LSS       Low-side gate crive phase C.         7       PWMC       Internal pulldown.         8       PWMB       PWMI input pin for phase B. High drives phase A high; low drives phase A low. Internal pulldown.         10       ENC       Enable pin for phase C. Active high enables the gate driver for phase B. low disables the gate driver for phase B. Active high enables the gate driver for phase B. low disables the gate driver for phase B. Active high enables the gate driver for phase B, low disables the gate driver for phase B. Active high enables the gate driver for phase B, low disables the gate driver for phase A. Active high enables the gate driver for phase A, low disables the gate driver for phase A. Clive high enables the gate driver for phase A, low disables the gate driver for phase A. Clive high enables the gate driver for phase A, low disables the gate driver for phase A. Clive high enables the gate driver for phase A, low disables the gate driver for phase A. Internal pulldown.         13       nFAULT       Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.         14       nSLEEP       Over-current protection reference input.         15       OCREF       Over-current protection reference input.         16 <td< td=""><td>30, 36</td><td>NC</td><td colspan="3"></td></td<>	30, 36	NC				
See Applications Information Section.           3         SHC         High-side gate drive phase C.           4         GHC         High-side gate drive phase C.           5         GLC         Low-side gate drive phase C.           6         LSS         Low-side gate drive phase C.           7         PVMC         Internal pulldown.           8         PVMB         Input pin for phase B. High drives phase B high; low drives phase B low. Internal pulldown.           9         PVMA         PVMM input pin for phase A. High drives phase A high; low drives phase A low. Internal pulldown.           10         ENC         Enable pin for phase C. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Internal pulldown.           11         ENB         Enable pin for phase A. Liternal pulldown.           12         ENA         Enable pin for phase A. Liternal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Dead time setting.         Connect a resistor to ground to set the dead time. See Applications Information section.           15         OCREF         Over-current protection. reference input.           16         DT         Applications Information section.           18         VIN	2	BSTC				
4         GHC         High-side gate drive phase C.           5         GLC         Low-side gate drive phase C.           6         LSS         Low-side source connection.           7         PWMC         Internal pulldown.           8         PWMB         Internal pulldown.           9         PWMA         Internal pulldown.           10         ENC         Enable pin for phase A. High drives phase A high; low drives phase A low. Internal pulldown.           10         ENC         Enable pin for phase C. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Little high enables the gate driver for phase B; low disables the gate driver or phase A. Active high enables the gate driver for phase A; low disables the gate driver or phase A. Internal pulldown.           12         ENA         Enable pin for phase A. Little high enables the gate driver for phase A; low disables the gate driver or phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Dead time setting.         Connect a resistor to ground to set the dead time. See Applications Information section.           15         OCREF         Over-current protection reference input.           18         VIN         capacitance may be required. See Applications Information section.           19						
5         GLC         Low-side gate drive phase C.           6         LSS         Low-side source connection.           7         PWMC         PWMI input pin for phase C. High drives phase B high; low drives phase B low. Internal puldown.           8         PWMB         PWM input pin for phase A. High drives phase A high; low drives phase A low. Internal puldown.           9         PWMA         Internal puldown.           10         ENC         Enable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal puldown.           11         ENB         Enable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal puldown.           13         nFAULT         Fault indication. Open-drian output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.           15         OCREF         Over-current protection reference input.           16         DT         Dead time setting.         Connect a ceramic capacitor between these pins. See 20           21         VREG         Information section.         See Applications Information section.						
6         LSS         Low-side source connection.           7         PWMC         PWM input pin for phase C. High drives phase C high; low drives phase C low. Internal pulldown.           8         PWMB         PWM input pin for phase B. High drives phase B high; low drives phase B low. Internal pulldown.           9         PWMA         PWM input pin for phase A. High drives phase A high; low drives phase A low. Internal pulldown.           10         ENC         Enable pin for phase C. Active high enables the gate driver for phase B. Iotrenal pulldown.           11         ENB         Enable pin for phase B. Active high enables the gate driver for phase B. Iotrenal pulldown.           12         ENA         Enable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.           15         OCREF         Over-current protection reference input.           16         DT         Dead time setting.         Connect a resistor to ground to set the dead time. See Applications Information section.           17.34         GND         Ground.         Ground.         Gate drive supply voltage. Bypass to ground with a ceramic capacitor between these pins. See Appli						
7         PWMC Internal pulldown.         PWM input pin for phase C. High drives phase C high; low drives phase C low. Internal pulldown.           9         PWMA         PWM input pin for phase A. High drives phase A high; low drives phase A low. Internal pulldown.           10         ENC         Enable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal pulldown.           11         ENC         Enable pin for phase C. Internal pulldown.           12         ENA         Enable pin for phase A. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.           15         OCREF         Over-current protection reference input.           16         DT         Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.           18         VIN         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           21         VREG         Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor between these pins. See Applications Information section. <td></td> <td></td> <td></td>						
7         PWML         Internal pulldown.           8         PWMB         PWM input pin for phase B. High drives phase A high; low drives phase A low. Internal pulldown.           9         PWMA         PWM input pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.           15         OCREF         Over-current protection reference input.           18         VIN         Ground.         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capacitor between these pins. See Applications Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor butween	6	LSS				
8         PWMMb         Internal pulldown.           9         PWMA         PWMM input pin for phase A. High drives phase A high; low drives phase A low. Internal pulldown.           10         ENC         Enable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase C. Internal pulldown.           11         ENB         Enable pin for phase B. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Over-current protection reference input.           16         DT         Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.           18         VIN         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capa	7	PWMC	Internal pulldown.			
9         PVWMA         Internal pulldown.           10         ENC         Enable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.           15         OCREF         Over-current protection reference input.           16         DT         Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.           19         CPA         Charge pump capacitor. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.           23         SHA	8	PWMB				
10         ENC         Enable pin for phase C. Active high enables the gate driver for phase C; low disables the gate driver for phase B. Active high enables the gate driver for phase B; low disables the gate driver for phase B. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.           12         ENA         Enable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.           15         OCREF         Over-current protection reference input.           16         DT         Applications Information section.           17, 34         GND         Ground.           18         VIN         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.           23         SHA         High-side source connection phase A.	9	PWMA				
11         ENB         the gate driver for phase B. Internal pulldown.           12         ENA         Enable pin for phase A. Active high enables the gate driver for phase A; low disables the gate driver for phase A. Internal pulldown.           13         nFAULT         Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.           14         nSLEEP         Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.           15         OCREF         Over-current protection reference input.           16         DT         Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.           17, 34         GND         Ground.           18         VIN         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           19         CPA         Charge pump capacitor. Connect a ceramic capacitor to ground. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.           23         SHA         High-side gate drive phase A.           24         GLA         Low-side gate drive phase A.	10	ENC	Enable pin for phase C. Active high enables the gate driver for phase C; low disables			
12       ENA       the gate driver for phase A. Internal pulldown.         13       nFAULT       Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.         14       nSLEEP       Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.         15       OCREF       Over-current protection reference input.         16       DT       Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.         17, 34       GND       Ground.         18       VIN       Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.         19       CPA       Charge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section.         21       VREG       Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.         22       BSTA       Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.         23       SHA       High-side gate drive phase A.         24       GLA       Low-side gate drive phase A.         25       GHA       High-side gate drive phase A.         27       RBST       Buck regulator switch output.         33       RFB       Buck regulator	11	ENB				
13       nFAULT       Fault indication. Open-drain output. nFAULT is logic low when in a fault condition.         14       nSLEEP       Sleep mode input. Logic low to enter low-power sleep mode; high to enable. Internal pulldown.         15       OCREF       Over-current protection reference input.         16       DT       Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.         17.34       GND       Ground.         18       VIN       Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.         19       CPA       Charge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section.         21       VREG       Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.         22       BSTA       Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.         23       SHA       High-side gate drive phase A.         24       GLA       Low-side gate drive phase A.         25       GHA       High-side gate drive phase A.         27       RBST       Buck regulator switch output.         33       RFB       Buck regulator feedback input. RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from	12	ENA				
14       INSLEEP       pulldown.         15       OCREF       Over-current protection reference input.         16       DT       Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.         17,34       GND       Ground.         18       VIN       Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.         19       CPA       Charge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section.         21       VREG       Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.         22       BSTA       Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.         23       SHA       High-side gate drive phase A.         24       GLA       Low-side gate drive phase A.         25       GHA       High-side gate drive phase A.         26       Buck regulator boost. Connect a ceramic capacitor between RSW and RBST.         28,29       RSW       Buck regulator switch output.         31,32       RIN       Buck regulator input (normally connected to VIN).         33       Buck regulator input (normally connected to VIN).       Buck regulator input (normally connected to VIN).	13	nFAULT				
16         DT         Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.           17, 34         GND         Ground.           18         VIN         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           19         CPA         Charge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.           23         SHA         High-side source connection phase A.           24         GLA         Low-side gate drive phase A.           25         GHA         High-side gate drive phase A.           26         GHA         High-side gate drive phase A.           27         RBST         Buck regulator boost. Connect a ceramic capacitor output voltage. Connect a set and the comparison output voltage. Con	14	nSLEEP				
16         DT         Dead time setting. Connect a resistor to ground to set the dead time. See Applications Information section.           17, 34         GND         Ground.           18         VIN         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           19         CPA         Charge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.           23         SHA         High-side source connection phase A.           24         GLA         Low-side gate drive phase A.           25         GHA         High-side gate drive phase A.           26         GHA         High-side gate drive phase A.           27         RBST         Buck regulator boost. Connect a ceramic capacitor output voltage. Connect a set and the comparison output voltage. Con	15	OCREF	Over-current protection reference input.			
17, 34GNDGround.18VINInput supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.19CPACharge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section.20CPBApplications Information section.21VREGGate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.22BSTABootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.23SHAHigh-side source connection phase A.24GLALow-side gate drive phase A.25GHAHigh-side gate drive phase A.26GHAHigh-side source connect a ceramic capacitor between RSW and RBST.28, 29RSWBuck regulator boost. Connect a ceramic capacitor output voltage. Connect an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.33RFBBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.36RHNBuck regulator section.37BSTBBootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.39GHBHigh-side gate drive phase B.	16		Dead time setting. Connect a resistor to ground to set the dead time. See			
18         VIN         Input supply voltage. Bypass to ground with a ceramic capacitor. Additional bulk capacitance may be required. See Applications Information section.           19         CPA         Charge pump capacitor. Connect a ceramic capacitor between these pins. See Applications Information section.           21         VREG         Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.           22         BSTA         Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.           23         SHA         High-side source connection phase A.           24         GLA         Low-side gate drive phase A.           25         GHA         High-side gate drive phase A.           26         GHA         High-side gate drive phase A.           27         RBST         Buck regulator boost. Connect a ceramic capacitor between RSW and RBST.           28, 29         RSW         Buck regulator input (normally connected to VIN).           31, 32         RIN         Buck regulator feedback input. RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.           35         REN         Buck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, conne	17.34	GND				
10       VIN       capacitance may be required. See Applications Information section.         19       CPA       Charge pump capacitor. Connect a ceramic capacitor between these pins. See         20       CPB       Applications Information section.         21       VREG       Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.         22       BSTA       Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.         23       SHA       High-side source connection phase A.         24       GLA       Low-side gate drive phase A.         25       GHA       High-side gate drive phase A.         26       RSW       Buck regulator boost. Connect a ceramic capacitor between RSW and RBST.         28, 29       RSW       Buck regulator input (normally connected to VIN).         31, 32       RIN       Buck regulator feedback input. RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.         35       REN       Bock regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect a ceramic capacitor to SHB. See Applications Information section.         37       BSTB       Bockstrap phase B. Connect a cera						
19CPACharge pump capacitor.Connect a ceramic capacitor between these pins.See20CPBApplications Information section.21VREGGate drive supply output. Connect a ceramic capacitor to ground.See Applications22BSTABootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.23SHAHigh-side source connection phase A.24GLALow-side gate drive phase A.25GHAHigh-side gate drive phase A.26PRSTBuck regulator boost. Connect a ceramic capacitor between RSW and RBST.28, 29RSWBuck regulator switch output.31, 32RINBuck regulator feedback input. RFB sets the buck regulator output voltage. Connect foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.33RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.37BSTBBootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side gate drive phase B.39GHBHigh-side gate drive phase B.	18	VIN				
20       CPB       Applications Information section.         21       VREG       Gate drive supply output. Connect a ceramic capacitor to ground. See Applications Information section.         22       BSTA       Bootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.         23       SHA       High-side source connection phase A.         24       GLA       Low-side gate drive phase A.         25       GHA       High-side gate drive phase A.         27       RBST       Buck regulator boost. Connect a ceramic capacitor between RSW and RBST.         28, 29       RSW       Buck regulator switch output.         31, 32       RIN       Buck regulator feedback input. RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.         33       RFB       Buck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.         37       BSTB       Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.         38       SHB       High-side source connection phase B.         39       GHH       High-side source connection phase B. <td>19</td> <td>CPA</td> <td></td>	19	CPA				
21VKEGInformation section.22BSTABootstrap phase A. Connect a ceramic capacitor to SHA. See Applications Information section.23SHAHigh-side source connection phase A.24GLALow-side gate drive phase A.25GHAHigh-side gate drive phase A.27RBSTBuck regulator boost. Connect a ceramic capacitor between RSW and RBST.28, 29RSWBuck regulator switch output.31, 32RINBuck regulator input (normally connected to VIN).33RFBBuck regulator feedback input. RFB sets the buck regulator output voltage. Connect foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.37BSTBBootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.	20	CPB				
22       BSTA       See Applications Information section.         23       SHA       High-side source connection phase A.         24       GLA       Low-side gate drive phase A.         25       GHA       High-side gate drive phase A.         27       RBST       Buck regulator boost. Connect a ceramic capacitor between RSW and RBST.         28,29       RSW       Buck regulator switch output.         31,32       RIN       Buck regulator feedback input. RFB sets the buck regulator output voltage. Connect foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.         35       REN       Buck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect a ceramic capacitor to SHB.         37       BSTB       Bootstrap phase B. Connect a ceramic capacitor to SHB.         38       SHB       High-side gate drive phase B.         39       GHB       High-side gate drive phase B.	21	VREG				
22       BSTA       See Applications Information section.         23       SHA       High-side source connection phase A.         24       GLA       Low-side gate drive phase A.         25       GHA       High-side gate drive phase A.         27       RBST       Buck regulator boost. Connect a ceramic capacitor between RSW and RBST.         28,29       RSW       Buck regulator switch output.         31,32       RIN       Buck regulator feedback input. RFB sets the buck regulator output voltage. Connect foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.         35       REN       Buck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect a ceramic capacitor to SHB.         37       BSTB       Bootstrap phase B. Connect a ceramic capacitor to SHB.         38       SHB       High-side gate drive phase B.         39       GHB       High-side gate drive phase B.	22	DOTA	Bootstrap phase A. Connect a ceramic capacitor to SHA.			
24GLALow-side gate drive phase A.25GHAHigh-side gate drive phase A.27RBSTBuck regulator boost. Connect a ceramic capacitor between RSW and RBST.28, 29RSWBuck regulator switch output.31, 32RINBuck regulator input (normally connected to VIN).33RFBBuck regulator feedback input. RFB sets the buck regulator output voltage. Connect foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.	22	BSTA				
24GLALow-side gate drive phase A.25GHAHigh-side gate drive phase A.27RBSTBuck regulator boost. Connect a ceramic capacitor between RSW and RBST.28, 29RSWBuck regulator switch output.31, 32RINBuck regulator input (normally connected to VIN).33RFBBuck regulator feedback input. RFB sets the buck regulator output voltage. Connect foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.	23	SHA	High-side source connection phase A.			
27RBSTBuck regulator boost. Connect a ceramic capacitor between RSW and RBST.28, 29RSWBuck regulator switch output.31, 32RINBuck regulator input (normally connected to VIN).33RFBBuck regulator feedback input. RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.	24	GLA				
28, 29RSWBuck regulator switch output.31, 32RINBuck regulator input (normally connected to VIN).33RFBBuck regulator feedback input. RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.37BSTBBootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.			High-side gate drive phase A.			
31, 32RINBuck regulator input (normally connected to VIN).33RFBBuck regulator feedback input.RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.37BSTBBootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.	27					
33RFBBuck regulator feedback input.RFB sets the buck regulator output voltage. Connect RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.37BSTBBootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.	28, 29	RSW				
33RFBRFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below 250mV to prevent current-limit runaway during a short-circuit fault.35RENBuck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.37BSTBBootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.38SHBHigh-side source connection phase B.39GHBHigh-side gate drive phase B.	31, 32	RIN				
35       REN       Buck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For automatic enable, connect REN to VIN using a 100kΩ resistor.         37       BSTB       Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.         38       SHB       High-side source connection phase B.         39       GHB       High-side gate drive phase B.	33	RFB	B RFB to the tap of an external resistor divider from the output to GND. The frequency foldback comparator lowers the oscillator frequency when the FB voltage falls below			
37       BSTB       Bootstrap phase B. Connect a ceramic capacitor to SHB. See Applications Information section.         38       SHB       High-side source connection phase B.         39       GHB       High-side gate drive phase B.	35	REN	Buck regulator enable. Pull REN above 1.2V to turn the buck regulator on. For			
38     SHB     High-side source connection phase B.       39     GHB     High-side gate drive phase B.	37	BSTB	Bootstrap phase B. Connect a ceramic capacitor to SHB.			
39 GHB High-side gate drive phase B.	38	SHB				



## **BLOCK DIAGRAM**




Figure 1: Function Block Diagram



# MPS.

# OPERATION

The MP6534 is a three-phase BLDC motor predriver that drives three external N-channel MOSFET half bridges, with 0.8A source and 1A sink current capability. It operates over a wide input voltage range of 5V to 60V, generating a boosted gate drive voltage when the input supply is below 12V. The MP6534 features a low-power sleep mode, which disables the device and draws a very low supply current.

The MP6534 provides several flexible functions, such as adjustable dead-time control and overcurrent protection, which allow the device to cover a wide range of applications.

The MP6534 also integrates a 500mA, stepdown, buck regulator. The regulator can be used to generate a low supply voltage for microcontrollers or other logic circuits.

#### **Power-Up Sequence**

The power-up sequence is initiated by the application of voltage to VIN pin. To initiate power-up, VIN must be above the undervoltage lockout threshold  $V_{UVLO}$ .

After power-up begins, the VREG supply starts operating. VREG must rise above  $V_{REG_RISE}$  before the device becomes functional.

The power-up process takes between 1mS and 2mS, after which the MP6534 will respond to logic inputs and drive the outputs.

#### Gate Drive Power Supplies

Gate drive voltages are generated from the input power, VIN. A regulated charge pump doubler circuit supplies a voltage of approximately 11.5V at the VREG pin. This voltage is used for the low-side gate drive supply. The charge pump requires external capacitors between the CPA and CPB pins, and from VREG to ground.

The high side gate drive is generated by a combination of a bootstrap capacitor and an internal "trickle" charge pump. Bootstrap capacitors are charged to the VREG voltage when the low side MOSFET is turned on. This charge is then used to drive the high side MOSFET gate when it is turned on.

To keep the bootstrap capacitors charged and allow operation at 100% duty cycle, an internal

"trickle" charge pump supplies a small current (about  $5\mu$ A) to overcome leakages that would discharge the bootstrap capacitors.

Refer to the applications information section for details on the selection of external components.

#### Sleep Mode (nSLEEP Input)

Driving nSLEEP low will put the device into a low-power sleep state. In this state, all the internal circuits are disabled, and all inputs are ignored. nSLEEP has an interval pulldown, so it must be driven high for the device to operate.

When exiting sleep mode, the part will initiate the power-up sequence described above.

#### Input Logic

The ENx input pins controls both the high- and low-side gate drive outputs of each phase. When ENx is low, the gate drive outputs are pulled low, and the PWMx input of that phase is ignored. When ENx is high, the gate drive outputs are enabled, and the PWM input is recognized. Refer to Table 1 for the logic truth table.

#### **Table 1: Input Logic Truth Table**

ENx	PWMx	SHx
Н	Н	VIN
Н	L	GND
L	х	High impedance

#### Low-side Automatic Turn-on

To ensure that the bootstrap capacitor is charged enough to turn on the high-side MOSFET, each time that the ENx pin transitions from low to active high, the low-side MOSFET for that phase is turned on for a short pulse ( $t_{LS}$ ). This occurs regardless of the state of the PWMx input pin.

#### nFAULT

The nFAULT output pin reports to the system when a fault condition (such as an output short circuit, overcurrent, or overtemperature) is detected. nFAULT is an open-drain output, and it is driven low when a fault condition occurs. If the fault condition is released, nFAULT is pulled high by an external pull-up resistor.

#### Short Circuit Protection (V<sub>DS</sub> Sensing)

To protect the power stage from damage due to high currents, a VDS sensing circuitry is implemented in the MP6534. The voltage drop across each MOSFET is sensed. (This voltage is

15

proportional to the R<sub>DS-ON</sub> of the MOSFET and the  $I_{DS}$  current passing through it). If this voltage exceeds the voltage supplied to the OCREF terminal, a short circuit is recognized.

In the event of a short circuit, the MP6534 disables all of the gate drive outputs. nFAULT is driven active low. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.

Short circuit protection can be disabled by connection a  $100k\Omega$  resistor from VREG to the OCREF pin.

#### **Over-current Protection (OCP)**

The MP6534 can implement output overcurrent protection (OCP) by monitoring the current through a low-side shunt resistor connected to the low-side MOSFETs. This resistor is connected to the LSS input pin and the low-side MOSFET source terminals. If the OCP function is not desired, the LSS pin and MOSFET source terminals should all be connected directly to around.

If the LSS voltage (the voltage across the shunt resistor) exceeds the LSS OCP threshold voltage V<sub>LSS-OCP</sub>, an OCP event is recognized. Once an OCP event is detected, the MP6534 will enter a latched fault state and disable all functions. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.

The OCP current limit level is selected by the value of the current sense resistor at LSS pin. Refer to the applications information section for more information.

OCP protection can be disabled by connection a  $100k\Omega$  resistor from VREG to the OCREF pin.

#### Short-circuit and OCP Deglitch Time

There is often a current spike during switching transitions, due to body diode reverse-recovery current or the distributed capacitance of the load. This current spike requires filtering to prevent it from erroneously triggering OCP. An internal fixed deglitch time  $(t_{OC})$  blanks the output of the VDS monitor when the outputs are switched.

#### **Dead-Time Adjustment**

To prevent shoot-through in any phase of the bridge, it is necessary to have a dead time (t<sub>DEAD</sub>) between a high- or low-side turn-off and the next complementary turn-on event. The dead time for

all three phases is set by a single dead-time resistor (R<sub>DT</sub>) between DT and ground with Equation (1):

$$t_{\text{DEAD}}(nS) = 3.7^* R(k\Omega) \tag{1}$$

If DT is tied to directly to ground, an internal minimum dead time (30ns) will be applied. Leaving DT open generates approximately a 6µs dead time.

#### **UVLO Protection**

If at any time the voltage on VIN falls below the undervoltage lockout threshold  $V_{IN\_RISE}$ , all circuitry in the device is disabled and the internal logic will be reset.

Operation will resume with the power-up sequence when VIN rises above the UVLO thresholds.

After power-up, if the voltage on VREG drops below the  $V_{\text{REG RISF}}$  threshold, the MP6534 will enter a latched fault state and disable all functions. The nFAULT pin will be driven active low. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.

#### Thermal Shutdown

If the die temperature exceeds safe limits, the MP6534 will enter a latched fault state and disable all functions. The device will stay latched off until it is reset by nSLEEP or VIN UVLO.

#### **Buck Regulator Operation**

The buck regulator in the MP6534 is a currentmode buck regulator. The EA output voltage is proportional to the peak inductor current.

At the beginning of a cycle, M1 is off. The EA output voltage is higher than the current sense amplifier output, and the current comparator's output is low. The rising edge of the 480kHz CLK signal sets the RS flip-flop. Its output turns on M1, connecting SW and the inductor to the input supply.

The increasing inductor current is sensed and amplified by the current sense amplifier. Ramp compensation is summed to the current sense amplifier output and compared to the error amplifier output by the PWM comparator. When the sum of the current sense amplifier output and the slope compensation signal exceed the EA output voltage, the RS flip-flop is reset and M1 is turned off. The external Schottky rectifier diode conducts the inductor current.

If the sum of the current sense amplifier output and the slope compensation signal does not

exceed the EA output for an entire cycle, then the falling edge of the CLK resets the flip-flop.

The output of the error amplifier integrates the voltage difference between feedback and the 0.81V bandgap reference. The polarity is such that a FB voltage lower than 0.81V increases the EA output voltage. Since the EA output voltage is proportional to the peak inductor current, an increase in its voltage also increases current delivered to the output.




Figure 2: Functional Block Diagram of Buck Regulator

# GATE DRIVER APPLICATIONS INFORMATION

#### VIN Input Voltage

The VIN pin supplies all power to the device. It must be properly bypassed with a capacitor to ground – see below for specific recommendations.

The normal operating range of VIN is between 5V and 60V.

VIN should never be allowed to exceed the absolute maximum ratings, even in a short term transient condition, or damage to the device may result. In some cases – especially where mechanical energy can turn a motor into a generator – it may be necessary to use some form of overvoltage protection, such as a TVS diode, between VIN and ground.

#### **Component Selection**

#### MOSFET selection

Correctly selecting the power MOSFETs used to drive a motor is crucial to designing a successful motor drive.

The first requirement is that the MOSFET must have a VDS breakdown voltage that is higher than the supply voltage. It is recommended that considerable margin - 10-15 volts - be added to prevent MOSFET damage from transient voltages that can be caused by parasitic inductances in the PCB layout and wiring. For example, for 24V power supply applications, MOSFETs having a breakdown voltage of 40V-60V minimum are recommended. More margin is desirable in high current applications, as the transients caused by parasitic inductances may be larger. Also, there are conditions like regenerative braking that can inject current back into the power supply; care must be taken that this does not cause an increase in the power supply voltage large enough to damage components.

The MOSFETs must be able to safely pass the current needed to run the motor. The highest current condition, which is normally when the motor is first started or stalled, needs to be supported. This is typically called the "stall current" of the motor.

Related to the current capability of the MOSFET is the rds(on). This is the resistance of the MOSFET when it is in the fully "turned on" state. The MOSFET will dissipate power proportional to the rds(on) and the motor current:  $P=I^2R$ . The rds(on) needs to be selected so that for the desired motor current, the heat generated in this power can be safely dissipated. In some cases, this may require special PCB design considerations and/or external heatsinks to be used for the MOSFETs.

Some consideration should be made for the safe operating area (SOA) of the MOSFETs in fault conditions, such as a short circuit. The IC will act quickly in the event of a short, but there is still a very short time (on the order of  $3\mu$ S) where large currents can flow in the MOSFETs while the protection circuits recognize the fault and disable the outputs.

#### External Capacitor Selection

The MP6534 has a unique feature in that it can provide a gate drive voltage (VREG) of 10-12V even if the input supply voltage drops as low as 5V. This gate drive voltage is generated by a charge pump inside the part, which uses external capacitors.

The charge pump flying capacitor,  $C_{CP}$ , should have a capacitance of 470nF. It needs to be rated to withstand the maximum VIN power supply voltage. An X7R or X5R ceramic capacitor is recommended. With a 470nF capacitor, VREG can output approximately 10mA when VIN is 5V. If operation below 10V is not needed, a 220nF capacitor can be used

To provide the large peak currents needed to turn on the HS MOSFET, bootstrap capacitors are used. These capacitors are charged when the output is driven low, then the charge in the bootstrap capacitor is used to turn on the HS MOSFET when the output is driven high. (Note that an internal charge pump will keep the bootstrap capacitor changed when the output is held high for an extended period).

The bootstrap capacitors are selected depending on the MOSFET total gate charge. When the HS MOSFET is turned on, the charge stored in the bootstrap capacitor is transferred to the HS MOSFET gate. As a simplified approximation, the minimum bootstrap capacitance can be estimated as  $C_{BOOT} > 8^*Q_G$ , where  $Q_G$  is the total gate charge of the MOSFET in nC, and C<sub>BOOT</sub> is in nF. The bootstrap capacitors should not exceed 1µF, or they may cause improper operation at start-up.

For most applications, bootstrap capacitors between 0.1µF and 1µF, X5R or X7R ceramic, rated for 25V minimum, are recommended.

The VREG pin requires a bypass capacitor to ground of 10µF. This should be an X7R or X5R ceramic capacitor rated for 16V minimum.

VIN requires a bypass capacitor to ground, placed as close as possible to the device. At a minimum, a 0.1µF X5R or X7R ceramic capacitor, rated for the VIN voltage, is recommended.

Depending on the power supply impedance and the distance between the MOSFETs and the power supply, additional bulk capacitance is usually needed. Between 47µF and 470µF of low ESR electrolytic capacitors are typically used.

#### **Dead Time Resistor Selection**

During the transition between driving an output low and high, there is a short period when neither the HS nor LS MOSFET is turned on. This period, called "dead time", is needed to prevent any overlap in conduction between HS and LS MOSFETs, which would effectively provide a short-circuit directly between the power supply This condition, referred to as and ground. "shoot-through", causes large transient currents, and can destroy the MOSFETs.

Since motors are inductive by nature, once current is flowing in the motor, it cannot stop immediately, even if the MOSFETs are turned off. This "recirculation current" continues to flow in the original direction until the magnetic field has decayed.


When the MOSFETs are turned off, this current will flow through the "body diode" which is inherent in the MOSFET device.

MOSFET body diodes have a much higher voltage drop than the MOSFET has during conduction, so there more power dissipated in body diode conduction than during the on time. Because of this, it is desirable to minimize the dead time. However, the dead time must be made large enough to guarantee under all

conditions that the HS and LS MOSFETs are never turned on at the same time.

Dead time can be set over a large range, by selecting the value of the external resistor that is connected to the DT pin. Usually, a good starting point is a dead time of about 1µS, which requires a 200k resistor on the DT pin. If faster switching and/or a high PWM frequency (over ~30kHz) is used, shorter dead time may be desirable; if switching is slowed using external gate resistors, longer dead time may be needed.

The waveform below shows about a 300nS dead time between the LS gate turn-off and the HS gate turn-on.



#### LSS Resistor Selection

If the voltage applied to the LSS pin ever exceeds 500mV, an overcurrent event will be recognized. The external sense resistor is sized to provide less than 500mV drop at the maximum expected motor current. For example, if a 50 m $\Omega$ resistor is used, a current of 10 amps would 500mV and activate the cause a drop. overcurrent protection.

If this function is not needed, connect LSS directly to ground.

#### **OCREF** Voltage Selection

An internal comparator compares the voltage drop across each MOSFET with a voltage that is externally provided on the OCREF input pin. This voltage is normally provided by an external resistor divider from a convenient power supply. If the drop across any MOSFET ever exceeds the voltage on the OCREF pin, a short-circuit event is recognized.

If this function is not needed, connect OCREF to VREG through a 100k resistor.


# MP6534 – 5V TO 55V, 3-PHASE BLDC PRE-DRIVER WITH BUCK REGULATOR

#### **Gate Drive Considerations**


The gate characteristics of the selected MOSFETs will affect how fast they will be switched and off. The gate drive outputs of the device can be connected directly to the gates of the power MOSFETs, which results in the fastest possible turn-on and turn-off times. However, it be advantageous to add external mav components (resistors and/or diodes) to modify the MOSFET turn-on and turn-off characteristics.

Adding external series resistance – typically between 10 and 100 ohms – will limit the current that charges and discharges the gate of the MOSFET, which will slow down the turn-on and turn-off times. Sometimes this is desirable to control EMI and noise. Slowing the transition down too much, however, results in large power dissipation in the MOSFET during switching.


In some cases, it is desirable to have a slow turnon, but a fast turn-off. This can be implemented by using a series resistor in parallel with a diode. At turn-on, the resistor limits the current flow into the gate; at turn-off, the gate is discharged quickly through the diode.




This waveform below shows the gates of the LS and HS MOSFETs, and the phase node (output) with no series resistance. You can see that the gates transition quickly. The resulting rise time on the phase node is quite fast. Note the scale of 100nS/div.



This waveform shows the effect of adding a  $100\Omega$  series resistor between the GLA and GLH pins and the MOSFET gates. Rise time on the phase node has been slowed significantly. The scale here is 200nS/div.



This waveform shows the effect of adding a 1N4148 diode in parallel with the  $100\Omega$  resistors (with the cathode connected to the IC). You can see that the fall time of the LS gate is quite fast compared to the HS gate rise time. The phase node moves even slower, because of a longer period of time between when the LS FET is turned off, and the HS FET is turned on.



#### **PCB** Layout


Proper PCB layout is critical to the performance of MOSFET gate drivers. In particular, the connection between the HS source and LS drain needs to be as direct as possible, to avoid negative undershoot on the phase node due to parasitic inductances. The pre-driver is designed to accommodate negative undershoot, but if it is excessive, unpredictable operation or damage to the IC can result.

An example PCB layout (the MP6530 is shown, which is similar to the MP6534) is shown below. It uses surface mount N-channel MOSFETs, which allows very short connection between the HS and LS MOSFETs. You can also see the use

of wide copper areas for all of the high current paths.

The low-side sense resistor is composed of three resistors in parallel (R25, R26, and R27), and is connected to the input supply and LS MOSFET source terminals by wide copper areas.

Note the location of the charge pump and supply bypass capacitors, very close to the IC. The grounded side of these capacitors is connected to a ground plane, which is connected to the device ground pin and exposed pad. The highcurrent ground path between the input supply, input bulk capacitor C19, and MOSFETs is kept away from this area.



# BUCK REGULATOR APPLICATION INFORMATION

#### Setting the Output Voltage

The external resistor divider sets the output voltage (see the Typical Application schematic). Table 2 lists resistors for common output voltages. The feedback resistor (R1) also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 2). R2 can be calculated with Equation (2):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.81V} - 1}$$
 (2)

 Table 2: Resistor Selection for Common Output

 Voltages

	•	
V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
1.8	80.6 (1%)	64.9 (1%)
2.5	49.9 (1%)	23.7 (1%)
3.3	49.9 (1%)	16.2 (1%)
5	49.9 (1%)	9.53 (1%)

#### Selecting the Inductor

For most applications, use an inductor with a DC current rating at least 25% higher than the maximum load current. For best efficiency, the inductor's DC resistance should be less than  $200m\Omega$ . For most designs, the required inductance value can be derived from Equation (3):

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{SW}}$$
(3)

Where  $\Delta I_{L}$  is the inductor ripple current.

Choose the inductor ripple current to be 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (4):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
(4)

Under light-load conditions (below 100mA), use a larger inductance to improve efficiency.

#### Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current from passing through the input. Ceramic capacitors with X5R or X7R dielectrics are recommended for their low ESR and small temperature coefficients. For most applications, a  $4.7\mu$ F capacitor is sufficient.

#### **Selecting the Output Capacitor**

The output capacitor keeps the output voltage ripple small and ensures feedback loop stability. The output capacitor impedance should be low at the switching frequency. Use ceramic capacitors with X5R or X7R dielectrics for their low ESR characteristics. For most applications, a  $22\mu$ F ceramic capacitor is sufficient.


#### **PCB Layout Guide**


Efficient PCB layout is critical for stable operation. For best results, follow the guidelines below.

- 1) Keep the path of the switching current short.
- 2) Minimize the loop area formed by the input capacitor, high-side MOSFET, and Schottky diode.
- Keep the connection from the power ground to the Schottky diode to RSW as short and wide as possible.
- 4) Ensure that all feedback connections are short and direct.
- 5) Place the feedback resistors and compensation components as close to the chip as possible.
- 6) Route RSW away from sensitive analog nodes such as RFB.



# **PACKAGE INFORMATION**





- 4) DRAWING CONFIRMS TO JEDEC MO-220, VARIATION VHHE-1.
- 5) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.



Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;

- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);

- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;

- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком):

- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».



«JONHON» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

«FORSTAR» (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный) Факс: 8 (812) 320-03-32 Электронная почта: ocean@oceanchips.ru Web: http://oceanchips.ru/ Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А