SLG59H1012V

A 22 V, 13.1 mΩ, 6 A, 85°C-Rated, Integrated Power Switch with VIN Lockout Select and MOSFET Current Monitor Output

General Description

The SLG59H1012V is a high-performance, self-powered 13.1 mΩ NMOS power switch designed for all 4.5 to 22 V power rails up to 6 A. Using a proprietary MOSFET design, the SLG59H1012V achieves a stable 13.1 mΩ RDSON across a wide input/supply voltage range. Using Silego's proprietary CuFET™ technology, the SLG59H1012V package also exhibits a low thermal resistance for high-current operation.

Designed to operate over a -40°C to 85°C range, the SLG59H1012V is available in a low thermal resistance, RoHS-compliant, 1.6 x 3.0 mm STQFN package.

Features

- Wide Operating Supply Voltage: 4.5 V to 22 V
- Maximum Continuous Switch Current: 6 A
- Automatic nFET SOA Protection
- High-performance MOSFET Switch
    Low RDSON: 13.1 mΩ at V_{IN} = 22 V
    Low ΔRDSON/ΔVIN: <0.05 mΩ/V
    Low ΔRDSON/ΔT: <0.06 mΩ/°C
- 4-Level, Pin-programmable VIN Overvoltage Lockout
- Capacitor-programmable Inrush Current Control
- Two stage Current Limit Protection:
    Resistor-programmable Active Current Limit
    Internal Short-circuit Current limit
- Open Drain FAULT Signaling
- MOSFET Current Analog Output Monitor: 10 µA/A
- Fast 4 kΩ Output Discharge
- Pb-Free / Halogen-Free / RoHS Compliant Packaging

Pin Configuration

18-pin STQFN
1.6 x 3.0 mm, 0.40mm pitch
(Top View)

Applications

- Power-Rail Switching
- Multifunction Printers
- Large-format Copiers
- Telecommunications Equipment
- High-performance Computing
    5V, 9V, 12V, and 20V Point-of-Load Power Distribution
- Motor Drives

Block Diagram and a 20V / 3 A Typical Application Circuit

Pin Description

Pin #	Pin Name	Type	Pin Description
1	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59H1012V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with V_{IL} < 0.3 V and V_{IH} > 0.9 V. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
2	SEL0	Input	As level-sensitive, CMOS inputs with V_{IL} < 0.3 V and V_{IH} > 1.65 V, the SEL0 (LSB) and the SEL1 (MSB) pins select one of four V_{IN} overvoltage lockout thresholds. Please see the Applications Section for additional information and the Electrical Characteristics table for the V_{IN} overvoltage thresholds. A logic LOW on either pin is achieved by connecting the pin of interest to GND; a logic HIGH on either pin is achieved by connecting a 10 kΩ external resistor from the pin in question to the system's local logic supply.
3	GND	GND	Pin 3 is the main ground connection for the SLG59H1012V's internal charge pump, its gate drive and current-limit circuits as well as its internal state machine. Therefore, use a short, stout connection from Pin 3 to the system's analog or power plane.
4-8	VIN	MOSFET	VIN supplies the power for the operation of the SLG59H1012V, its internal control circuitry, and the drain terminal of the nFET power switch. With 5 pins fused together at VIN, connect a 47 µF (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 50 V or higher.
9-13	VOUT	MOSFET	Source terminal of n-channel MOSFET (5 pins fused for VOUT). Connect a 22 µF (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VOUT should be rated at 50 V or higher.
14	SEL1	Input	Please see SEL0 Pin Description above
15	$\overline{FAULT}$	Output	An open drain output, $\overline{FAULT}$ is asserted within $TFAULT_{LOW}$ when a V_{IN} overvoltage, a current-limit, a nFET SOA, or an over-temperature condition is detected. FAULT is deasserted within $\overline{TFAULT}_{HIGH}$ when the fault condition is removed. Connect an 100 kΩ external resistor from the FAULT pin to local system logic supply.
16	CAP	Output	A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the V_{OUT} slew rate and overall turn-on time of the SLG59H1012V. For best performance, the range for C_{SLEW} values are 10 nF ≤ C_{SLEW} ≤ 20 nF – please see typical characteristics for additional information. Capacitors used at the CAP pin should be rated at 10 V or higher. Please consult Applications Section on how to select C_{SLEW} based on V_{OUT} slew rate and loading conditions.
17	IOUT	Output	IOUT is the SLG59H1012V's power MOSFET load current monitor output. As an analog output current, this signal when applied to a ground-reference resistor generates a voltage proportional to the current through the n-channel MOSFET. The I_{OUT} transfer characteristic is typically 10 µA/A with a voltage compliance range of 0.5 V ≤ V_{IOUT} ≤ 4V. Optimal IOUT linearity is exhibited for 0.5 A ≤ I_{DS} ≤ 6 A. In addition, it is recommended to bypass the IOUT pin to GND with a 0.18 nF capacitor.
18	RSET	Input	A 1%-tolerance, metal-film resistor between 23.5 kΩ and 95 kΩ sets the SLG59H1012V's active current limit. A 95 kΩ resistor sets the SLG59H1012V's active current limit to 1 A and a 13.3 kΩ resistor sets the active current limit to 7 A.

Ordering Information

Part Number	Type	Production Flow
SLG59H1012V	STQFN 18L FC	Industrial, -40 °C to 85 °C
SLG59H1012VTR	STQFN 18L FC (Tape and Reel)	Industrial, -40 °C to 85 °C

Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V_{IN} to GND	Power Switch Input Voltage to GND	Continuous	-0.3	--	30	V
		Maximum pulsed V_{IN}, pulse width <0.1s	--	--	32	V
V_{OUT} to GND	Power Switch Output Voltage to GND		-0.3	--	V_{IN}	V
ON, SEL[1,0], CAP, RSET, IOUT, and FAULT to GND	ON, SEL[1,0], CAP, RSET, IOUT, and FAULT Pin Voltages to GND		-0.3	--	7	V
T_S	Storage Temperature		-65	--	150	°C
ESD_{HBM}	ESD Protection	Human Body Model	2000	--	--	V
ESD_{CDM}	ESD Protection	Charged Device Model	500	--	--	V
MSL	Moisture Sensitivity Level			1		
θ_{JA}	Thermal Resistance	1.6 x 3.0 mm 18L STQFN; Determined with the device mounted onto a 1 in^2, 1 oz. copper pad of FR-4 material	--	40	--	°C/W
MOSFET IDS_{CONT}	Continuous Current from V_{IN} to V_{OUT}	T_J < 150°C	--	--	6	A
MOSFET IDS_{PEAK}	Peak Current from V_{IN} to V_{OUT}	Maximum pulsed switch current, pulse width < 1 ms	--	--	7	A

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

4.5 V ≤ V_{IN} ≤ 22 V; C_{IN} = 47 µF, T_A = -40°C to 85°C, unless otherwise noted. Typical values are at T_A = 25°C

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V_{IN}	Operating Input Voltage		4.5	--	22	V
$V_{IN(OVLO)}$	V_{IN} Overvoltage Lockout Threshold	V_{IN} ↑; SEL[1,0] = [0,0]	5.6	6	6.3	V
		V_{IN} ↑; SEL[1,0] = [0,1]	10.2	10.8	11.4	V
		V_{IN} ↑; SEL[1,0] = [1,0]	13.6	14.4	15.2	V
		V_{IN} ↑; SEL[1,0] = [1,1]	22.7	24	25.2	V
$V_{IN(UVLO)}$	V_{IN} Undervoltage Lockout Threshold	V_{IN} ↓	1.9	--	3.8	V
I_Q	Quiescent Supply Current	ON = HIGH; I_{DS} = 0 A	--	0.5	0.6	mA
I_{SHDN}	OFF Mode Supply Current	ON = LOW; I_{DS} = 0 A	--	1	3	µA
RDS_{ON}	Static Drain to Source ON Resistance	T_A = 25°C; I_{DS} = 0.1 A	--	13.1	14	mΩ
		T_A = 85°C; I_{DS} = 0.1 A	--	16.8	18	mΩ
I_{LIMIT}	Active Current Limit, I_{ACL}	V_{OUT} > 0.5 V; R_{SET} = 30.1 kΩ	2.8	3.2	3.6	A
	Short-circuit Current Limit, I_{SCL}	V_{OUT} < 0.5 V	--	0.5	--	A
T_{ACL}	Active Current Limit Response Time		--	120	--	µs
R_{DSCHRG}	Output Discharge Resistance		3.5	4.4	5.3	kΩ

Electrical Characteristics (continued)

4.5 V ≤ V_{IN} ≤ 22 V; C_{IN} = 47 µF, T_A = -40°C to 85°C, unless otherwise noted. Typical values are at T_A = 25°C

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
I_{OUT}	MOSFET Current Analog Monitor Output	I_{LOAD} = 1 A	9.3	10	10.7	µA
		I_{LOAD} = 3 A	28.5	30	31.5	µA
T_{IOUT}	I_{OUT} Response Time to Change in Main MOSFET Current	C_{IOUT} = 180 pF; Step load 0 to 2.4 A; 0% to 90% I_{OUT}	--	45	--	µs
C_{LOAD}	Output Load Capacitance	C_{LOAD} connected from V_{OUT} to GND	--	22	--	µF
T_{ON_Delay}	ON Delay Time	50% ON to 10% V_{OUT} ↑; V_{IN} = 4.5 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 µF	--	0.4	0.5	ms
		50% ON to 10% V_{OUT} ↑; V_{IN} = 22 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10µF	--	0.8	1.2	ms
T_{Total_ON}	Total Turn-on Time	50% ON to 90% V_{OUT} ↑	Set by External C_{SLEW}[1]			ms
		50% ON to 90% V_{OUT} ↑; V_{IN} = 4.5 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 µF	--	1.4	2.1	ms
		50% ON to 90% V_{OUT} ↑; V_{IN} = 22 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 µF	--	5	8	ms
$V_{OUT(SR)}$	VOUT Slew rate	10% V_{OUT} to 90% V_{OUT} ↑	Set by External C_{SLEW}[1]			V/ms
		10% V_{OUT} to 90% V_{OUT} ↑; V_{IN} = 4.5 to 22 V; C_{SLEW} = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 µF	2.4	3.2	4.0	V/ms
T_{OFF_Delay}	OFF Delay Time	50% ON to V_{OUT} ↓; R_{LOAD} = 100 Ω, No C_{LOAD}	--	18	--	µs
T_{Fall}	VOUT Fall Time	ON = HIGH-to-LOW; R_{LOAD} = 100 Ω, No C_{LOAD}	8	13	20	µs
$\overline{TFAULT}_{LOW}$	$\overline{FAULT}$ Assertion Time	Abnormal Step Load Current event to Fault↓; I_{ACL} = 1 A; V_{IN} = 22 V; R_{SET} = 90 kΩ; switch in 20 Ω load;	--	80	--	µs
$\overline{TFAULT}_{HIGH}$	$\overline{FAULT}$ De-assertion Time	Delay to FAULT↑ after fault condition is removed; I_{ACL} = 1 A; V_{IN} = 22 V; R_{SET} = 90 kΩ; switch out 20 Ω load	--	180	--	µs
$\overline{FAULT}_{VOL}$	$\overline{FAULT}$ Output Low Voltage	$I_{\overline{FAULT}}$ = 1 mA	--	0.2	--	V
ON_VIH	ON Pin Input High Voltage		0.9	--	5	V
ON_VIL	ON Pin Input Low Voltage		-0.3	0	0.3	V
SEL[1,0]_VIH	SEL[1,0] pins Input High Voltage		1.65	--	4.5	V
SEL[1,0]_VIL	SEL[1,0] pins Input Low Voltage		-0.3	--	0.3	V
$I_{ON(Leakage)}$	ON Pin Leakage Current	1V ≤ ON ≤ 5V or ON = GND	--	--	1	µA
$THERM_{ON}$	Thermal Protection Shutdown Threshold		--	150	--	°C
$THERM_{OFF}$	Thermal Protection Restart Threshold		--	125	--	°C

Notes:
1. Refer to typical Timing Parameter vs. C_{SLEW} performance charts for additional information when available.

T_{Total_ON}, T_{ON_Delay} **and Slew Rate Measurement Timing Details**

Typical Performance Characteristics

RDS$_{ON}$ vs. Temperature and V$_{IN}$

### I$_{ACL}$ vs. Temperature, R$_{SET,}$ and V$_{IN}$

**I$_{OUT}$ vs. MOSFET IDS and V$_{IN}$**

**I$_{OUT}$ vs. Temperature, MOSFET IDS, and V$_{IN}$**

V_{OUT} Slew Rate vs. Temperature, V_{IN}, and C_{SLEW}

T_{Total_ON} vs. C_{SLEW}, V_{IN}, and Temperature

Typical Turn-on Waveforms - V_{IN} = 4.5 V

Figure 1. Typical Turn ON operation waveform for V_{IN} = 4.5 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 µF, R_{LOAD} = 100 Ω

Figure 2. Typical Turn ON operation waveform for V_{IN} = 4.5 V, C_{SLEW} = 18 nF, C_{LOAD} = 10 µF, R_{LOAD} = 100 Ω

Typical Turn-on Waveforms - V$_{IN}$ = 22 V

Figure 3. Typical Turn ON operation waveform for V$_{IN}$ = 22 V, C$_{SLEW}$ = 10 nF, C$_{LOAD}$ = 10 µF, R$_{LOAD}$ = 100 Ω

Figure 4. Typical Turn ON operation waveform for V$_{IN}$ = 22 V, C$_{SLEW}$ = 18 nF, C$_{LOAD}$ = 10 µF, R$_{LOAD}$ = 100 Ω

Typical Turn-off Waveforms - V_{IN} = 4.5 V

Figure 5. Typical Turn OFF operation waveform for V_{IN} = 4.5 V, C_{SLEW} = 10 nF, no C_{LOAD}, R_{LOAD} = 100 Ω

Figure 6. Typical Turn OFF operation waveform for V_{IN} = 4.5 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 µF, R_{LOAD} = 100 Ω

Typical Turn-off Waveforms - V_{IN} = 22V

**Figure 7. Typical Turn OFF operation waveform for V_{IN} = 22 V, C_{SLEW} = 10 nF, no C_{LOAD}, R_{LOAD} = 100 Ω**

**Figure 8. Typical Turn OFF operation waveform for V_{IN} = 22 V, C_{SLEW} = 10 nF, C_{LOAD} = 10 µF, R_{LOAD} = 100 Ω**

**Timing Diagram - Basic Operation including Active Current Limit Protection**

Timing Diagram - Active Current Limit & Thermal Protection Operation

Timing Diagram - Basic Operation including Active Current + Internal FET SOA Protection

Applications Information

HFET1 Safe Operating Area Explained

Silego's HFET1 integrated power controllers incorporate a number of internal protection features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operation Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if package power dissipation exceeds an internal 5W threshold longer than 2.5 ms. HFET1 devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One possible way to have an overpower condition trigger SOA protection is when HFET1 products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the "Safe Start-up Loading" guidance in the Applications section of the datasheet. During an overcurrent condition, HFET1 devices will try to limit the output current to the level set by the external R_{SET} resistor. Limiting the output current, however, causes an increased voltage drop across the FET's channel because the FET's RDS_{ON} increased as well. Since the FET's RDS_{ON} is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 5 W for longer than 2.5 ms, internal SOA protection will be triggered and the FET will open circuit (switch off). Every time SOA protection is triggered, all HFET1 devices will automatically attempt to resume nominal operation after 160 ms.

Safe Start-up Condition

SLG59H1012V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the VOUT pin with a capacitor and a resistor may result in non-monotonic V_{OUT} ramping. In general, under light loading on VOUT, V_{OUT} ramping can be controlled with C_{SLEW} value. The following equation serves as a guide:

$$C_{SLEW} = \frac{T_{RAMP}}{V_{IN}} \times 4.9\,\mu A \times \frac{20}{3}$$

where
T_{RAMP} = Total ramping time for V_{OUT} to reach V_{IN}
V_{IN} = Input Voltage
C_{SLEW} = Capacitor value for CAP pin

When capacitor and resistor loading on VOUT during start up, the following tables will ensure V_{OUT} ramping is monotonic without triggering internal protection:

Safe Start-up Loading for V_{IN} = 22 V (Monotonic Ramp)			
Slew Rate (V/ms)	C_{SLEW} Control (nF)[3]	C_{LOAD} (μF)	R_{LOAD} (Ω)
0.5	66.7	500	80
1.0	33.3	250	80
1.5	22.2	160	80
2.0	16.7	120	80
2.5	13.3	100	80

Safe Start-up Loading for V_{IN} = 12 V (Monotonic Ramp)			
Slew Rate (V/ms)	C_{SLEW} Control (nF)[3]	C_{LOAD} (μF)	R_{LOAD} (Ω)
1	33.3	500	20
2	16.7	250	20
3	11.1	160	20
4	8.3	120	20
5	6.7	100	20

Note 3: Select the closest-value tolerance capacitor.

Setting the SLG59H1012V's Active Current Limit

R_{SET} (kΩ)	Active Current Limit (A)
95	1
45	2
30	3
23.5	4
13.3	7

Setting the SLG59H1012V's Input Overvoltage Lockout Threshold

As shown in the table below, SEL[1,0] selects the V_{IN} overvoltage threshold at which the SLG59H1012V's internal state machine will turn OFF (open circuit) the power MOSFET if V_{IN} exceeds the selected threshold.

SEL1	SEL0	$V_{IN(OVLO)}$ (Typ)
0	0	6 V
0	1	10.8 V
1	0	14.4 V
1	1	24 V

For example, SEL[1,1] would be the most appropriate setting for applications where the steady-state V_{IN} can extend up to 20 V without causing any damage to the SLG59H1012V since the IC is 29-V tolerant.

With an activated SLG59H1012V (ON=HIGH) and at any time V_{IN} crosses the programmed V_{IN} overvoltage threshold, the state machine opens the power switch and asserts the $\overline{FAULT}$ pin within $TFAULT_{LOW}$.

In applications with a deactivated or inactive SLG59H1012V (V_{IN} > $V_{IN(UVLO)}$ and ON=LOW) and if the applied V_{IN} is higher than the programmed $V_{IN(OVLO)}$ threshold, the SLG59H1012V's state machine will keep the power switch open circuited if the ON pin is toggled LOW-to-HIGH. In these cases, the $\overline{FAULT}$ pin will also be asserted within $TFAULT_{LOW}$ and will remain asserted until V_{IN} resumes nominal, steady-state operation.

In all cases, the SLG59H1012V's V_{IN} undervoltage lockout threshold is fixed at $V_{IN(UVLO)}$.

Power Dissipation

The junction temperature of the SLG59H1012V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59H1012V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD = RDS_{ON} \times I_{DS}^2$$

where:

PD = Power dissipation, in Watts (W)
RDS_{ON} = Power MOSFET ON resistance, in Ohms (Ω)
I_{DS} = Output current, in Amps (A)
and

$$T_J = PD \times \theta_{JA} + T_A$$

where:

T_J = Junction temperature, in Celsius degrees (°C)
θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W)
T_A = Ambient temperature, in Celsius degrees (°C)

In current-limit mode, the SLG59H1012V's power dissipation can be calculated by taking into account the voltage drop across the power switch (V_{IN} - V_{OUT}) and the magnitude of the output current in current-limit mode (I_{ACL}):

$$PD = (V_{IN} - V_{OUT}) \times I_{ACL} \text{ or}$$

$$PD = (V_{IN} - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$$

where:

PD = Power dissipation, in Watts (W)
V_{IN} = Input Voltage, in Volts (V)
R_{LOAD} = Load Resistance, in Ohms (Ω)
I_{ACL} = Output limited current, in Amps (A)
$V_{OUT} = R_{LOAD} \times I_{ACL}$

Package Top Marking System Definition

1012V

WWNNN

ARR

Part Code

Date Code + LOT Code

Pin 1 Identifier

Assembly + Rev. Code

1012V - Part ID Field
WW - Date Code Field[1]
NNN - Lot Traceability Code Field[1]
A - Assembly Site Code Field [2]
RR - Part Revision Code Field[2]

Note 1: Each character in code field can be alphanumeric A-Z and 0-9
Note 2: Character in code field can be alphabetic A-Z

Package Drawing and Dimensions

18 Lead TQFN Package 1.6 x 3 mm (Fused Lead)
JEDEC MO-220, Variation WCEE

Top View

BTM View

Side View

Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	-	0.05	E	1.55	1.60	1.65
A2	0.10	0.15	0.20	L	0.25	0.30	0.35
b	0.13	0.18	0.23	L1	0.64	0.69	0.74
e	0.40 BSC			L2	0.15	0.20	0.25
L3	2.34	2.39	2.44	L4	0.13	0.18	0.23

SLG59H1012V 18-pin STQFN PCB Landing Pattern

Exposed Pad
(PKG face down)

Recommended Land Pattern
(PKG face down)

Note: All dimensions shown in micrometers (μm)

Tape and Reel Specifications

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			per Reel	per Box		Pockets	Length [mm]	Pockets	Length [mm]		
STQFN 18L 0.4P FC Green	18	1.6 x 3 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 18L 0.4P FC Green	1.78	3.18	0.76	4	4	1.5	1.75	3.5	8

Refer to EIA-481 specification

Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.64 mm^3 (nominal). More information can be found at www.jedec.org.

Revision History

Date	Version	Change
2/24/2017	1.00	Production Release

OCEAN CHIPS
Океан Электроники
Поставка электронных компонентов

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».

«JONHON» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

«FORSTAR» (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).

Телефон: 8 (812) 309-75-97 (многоканальный)
Факс: 8 (812) 320-03-32
Электронная почта: ocean@oceanchips.ru
Web: http://oceanchips.ru/
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А