## Dual-Channel Digital Isolators

## Data Sheet

## ADuM1200/ADuM1201

## FEATURES

Narrow body, RoHS-compliant, SOIC 8-lead package Low power operation<br>5 V operation

1.1 mA per channel maximum @ 0 Mbps to 2 Mbps
3.7 mA per channel maximum @ 10 Mbps
8.2 mA per channel maximum @ 25 Mbps

3 V operation
0.8 mA per channel maximum @ 0 Mbps to 2 Mbps
2.2 mA per channel maximum @ 10 Mbps
4.8 mA per channel maximum @ 25 Mbps

Bidirectional communication
3 V/5 V level translation
High temperature operation: $125^{\circ} \mathrm{C}$
High data rate: dc to $\mathbf{2 5}$ Mbps (NRZ)
Precise timing characteristics
3 ns maximum pulse width distortion
3 ns maximum channel-to-channel matching
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V / \mu s}$
Qualified for automotive applications
Safety and regulatory approvals
UL recognition
2500 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice \#5A
VDE Certificate of Conformity DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
$\mathrm{V}_{\text {IORM }}=560 \mathrm{~V}$ peak

## APPLICATIONS

Size-critical multichannel isolation
SPI interface/data converter isolation
RS-232/RS-422/RS-485 transceiver isolation
Digital field bus isolation
Hybrid electric vehicles, battery monitor, and motor drive

## GENERAL DESCRIPTION

The ADuM120x ${ }^{1}$ are dual-channel digital isolators based on the Analog Devices, Inc., iCoupler technology. Combining high speed CMOS and monolithic transformer technologies, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocouplers.

By avoiding the use of LEDs and photodiodes, $i$ Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain

[^0]
## Rev.I

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple $i$ Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these $i$ Coupler products. Furthermore, $i$ Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM120x isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). Both parts operate with the supply voltage on either side ranging from 2.7 V to 5.5 V , providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM120x provide low pulse width distortion ( $<3 \mathrm{~ns}$ for CR grade) and tight channel-to-channel matching ( $<3 \mathrm{~ns}$ for CR grade). Unlike other optocoupler alternatives, the ADuM120x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

The ADuM1200W and ADuM1201W are automotive grade versions qualified for $125^{\circ} \mathrm{C}$ operation. See the Automotive Products section for more information.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM1200 Functional Block Diagram


Figure 2. ADuM1201 Functional Block Diagram

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com Fax: 781.461.3113 ©2004-2012 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description ..... 1
Functional Block Diagrams. ..... 1
Revision History ..... 3
Specifications .....  4
Electrical Characteristics-5 V, $105^{\circ} \mathrm{C}$ Operation .....  4
Electrical Characteristics- $3 \mathrm{~V}, 105^{\circ} \mathrm{C}$ Operation ..... 6
Electrical Characteristics-Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or $3 \mathrm{~V} / 5 \mathrm{~V}$, $105^{\circ} \mathrm{C}$ Operation .....  8
Electrical Characteristics-5 V, $125^{\circ} \mathrm{C}$ Operation ..... 11
Electrical Characteristics- $3 \mathrm{~V}, 125^{\circ} \mathrm{C}$ Operation ..... 13
Electrical Characteristics-Mixed $5 \mathrm{~V} / 3 \mathrm{~V}, 125^{\circ} \mathrm{C}$ Operation 15
Electrical Characteristics-Mixed 3 V/5 V, $125^{\circ} \mathrm{C}$ Operation 17
Package Characteristics ..... 19
Regulatory Information ..... 19
Insulation and Safety-Related Specifications ..... 19
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 Insulation Characteristics ..... 20
Recommended Operating Conditions ..... 20
Absolute Maximum Ratings ..... 21
ESD Caution ..... 21
Pin Configurations and Function Descriptions ..... 22
Typical Performance Characteristics ..... 23
Applications Information ..... 24
PCB Layout ..... 24
Propagation Delay-Related Parameters. ..... 24
DC Correctness and Magnetic Field Immunity. ..... 24
Power Consumption. ..... 25
Insulation Lifetime ..... 26
Outline Dimensions ..... 27
Ordering Guide ..... 27
Automotive Products ..... 28

## REVISION HISTORY

3/12-Rev. H to Rev. ICreated Hyperlink for Safety and Regulatory ApprovalsEntry in Features Section 1
Change to General Description Section .....  .1
Change to PCB Layout Section ..... 24
Moved Automotive Products Section ..... 28
1/09—Rev. G to Rev. H
Changes to Table 5, Switching Specifications Parameter ..... 13
Changes to Table 6, Switching Specifications Parameter ..... 15
Changes to Table 7, Switching Specifications Parameter ..... 17
9/08-Rev. F to Rev. G
Changes to Table 9 ..... 19
Changes to Table 13 ..... 21
Changes to Ordering Guide. ..... 27
3/08-Rev. E to Rev. F
Changes to Features Section .....  1
Changes to Applications Section .....  .1
Added Table 4 ..... 11
Added Table 5 ..... 13
Added Table 6 ..... 15
Added Table 7 ..... 17
Changes to Table 12 ..... 20
Changes to Table 13 ..... 21
Added Automotive Products Section ..... 26
Changes to Ordering Guide ..... 27
11/07-Rev. D to Rev. E
Changes to Note 1 .....  1
Added ADuM120xAR Change vs. Temperature Parameter .....  3
Added ADuM120xAR Change vs. Temperature Parameter .....  5
Added ADuM120xAR Change vs. Temperature Parameter .....  8
8/07—Rev. C to Rev. D
Updated VDE Certification Throughout .....  1
Changes to Features, Note 1, Figure 1, and Figure 2 .....  1
Changes to Table 3 ..... 7
Changes to Regulatory Information Section ..... 10
Added Table 10 ..... 12
Added Insulation Lifetime Section ..... 16
Updated Outline Dimensions. ..... 18
Changes to Ordering Guide ..... 18
2/06-Rev. B to Rev. C
Updated Format ..... Universal
Added Note 1 .....  .1
Changes to Absolute Maximum Ratings ..... 12
Changes to DC Correctness and Magnetic Field Immunity Section. ..... 15
9/04—Rev. A to Rev. B
Changes to Table 5 ..... 10
6/04—Rev. 0 to Rev. A
Changes to Format ..... Universal
Changes to General Description ..... 1
Changes to Electrical Characteristics-5 V Operation. .....  3
Changes to Electrical Characteristics-3 V Operation ..... 5
Changes to Electrical Characteristics-Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or 3 V/5 V Operation ..... 7

## ADuM1200/ADuM1201

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V, 105 ${ }^{\circ} \mathrm{C}$ OPERATION

All voltages are relative to their respective ground; $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD1}}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$; this does not apply to the ADuM1200W and ADuM1201W automotive grade products.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI(Q) |  | 0.50 | 0.60 | mA |  |
| Output Supply Current per Channel, Quiescent | IdDo (Q) |  | 0.19 | 0.25 | mA |  |
| ADuM1200 Total Supply Current, Two Channels ${ }^{1}$ DC to 2 Mbps | DC to 2 Mbps |  |  |  |  |  |
| VDD1 Supply Current | IDD1 (Q) |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | l DD2 (Q) |  | 0.5 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{IVD1} \mathrm{(10)}$ |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | $\mathrm{I}_{\text {DD2 (10) }}$ |  | 1.3 | 2.0 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| VD1 Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  | 10 | 13 | mA | 12.5 MHz logic signal freq. |
| V DD2 2 Supply Current | $\mathrm{I}_{\mathrm{DD2}}(25)$ |  | 2.8 | 3.4 | mA | 12.5 MHz logic signal freq. |
| ADuM1201 Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (Q) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (Q) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}}(10)$ |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (10) |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (25) |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{\text {la, }} \mathrm{l}_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}} \leq\left(\mathrm{V}_{\mathrm{DD} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | 0.7 ( $\mathrm{V}_{\mathrm{DD} 1}$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | 0.3 ( $\left.\mathrm{VDD1}^{\text {or }} \mathrm{V}_{\mathrm{DD} 2}\right)$ | V |  |
| Logic High Output Voltages | Vоah, Vоbн | $\left(V_{D D 1}\right.$ or $\left.V_{\text {DD2 }}\right)-0.1$ | 5.0 |  | V | $\mathrm{l}_{0 x}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $\left(\mathrm{V}_{\mathrm{DD} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)-0.5$ | 4.8 |  | V | $\mathrm{l}_{0 \mathrm{x}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xH}}$ |
| Logic Low Output Voltages | $V_{\text {oal }} \mathrm{V}_{\text {Obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IXL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xAR |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 50 |  | 150 | ns |  |
| Pulse Width Distortion, $\mid$ tPLH $-\left.\mathrm{tPHL}\right\|^{4}$ | PWD |  |  | 40 | ns |  |
| Change vs. Temperature |  |  | 11 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 100 | ns |  |
| Channel-to-Channel Matching ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }} / \mathrm{t}_{\text {PSKOD }}$ |  |  | 50 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xBR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 50 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 15 | ns |  |
| Channel-to-Channel Matching |  |  |  | 3 |  |  |
| Codirectional Channels ${ }^{6}$ | tPSKCD |  |  |  | ns |  |
| Opposing Directional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 15 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns |  |
| ADuM120xCR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $t_{\text {PHL, }}$ tPLH | 20 |  | 45 | ns |  |
| Pulse Width Distortion, $\mid$ tPLH $-\left.\mathrm{tPHL}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 15 | ns |  |
| Channel-to-Channel Matching |  |  |  | 3 | ns |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  |  |  |  |
| Opposing Directional Channels ${ }^{6}$ | tpskod |  |  | 15 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity Logic High Output ${ }^{7}$ | \|CMH| | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=$ 1000 V, transient magnitude $=800 \mathrm{~V}$ |
| Logic Low Output ${ }^{7}$ | \|CML| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Lx}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Dynamic Supply Current per Channel ${ }^{8}$ |  |  |  |  |  |  |
| Input | $\mathrm{I}_{\text {DDI ( }{ }^{\text {( }} \text { ) }}$ |  | 0.19 |  | mA/ <br> Mbps |  |
| Output | IDDO (D) |  | 0.05 |  | mA/ <br> Mbps |  |

${ }^{1}$ The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $V_{D D 1}$ and $V_{D D 2}$ supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.
${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {Ox }}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{P H L}$ and/or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## ADuM1200/ADuM1201

## ELECTRICAL CHARACTERISTICS—3 V, 105 ${ }^{\circ}$ C OPERATION

All voltages are relative to their respective ground; $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$; this does not apply to ADuM1200W and ADuM1201W automotive grade products.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI (Q) |  | 0.26 | 0.35 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDO (Q) |  | 0.11 | 0.20 | mA |  |
| ADuM1200 Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{IDD1}$ (Q) |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | IDD2 (Q) |  | 0.2 | 0.6 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\text {DD1 (10) }}$ |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | l DD2 (10) |  | 0.7 | 1.1 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  | 5.2 | 7.7 | mA | 12.5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | l DD2 (25) |  | 1.5 | 2.0 | mA | 12.5 MHz logic signal freq. |
| ADuM1201 Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{IDD1}$ (Q) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | $\mathrm{ldD2}$ (Q) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| VDD1 Supply Current | IDD1 (10) |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (10) }}$ |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | IDD1 (25) |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | l DD2 (25) |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{\text {IA }}, l_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1 \mathrm{~A}}, \mathrm{~V}_{1 B} \leq\left(\mathrm{V}_{\mathrm{DD} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | 0.7 ( $\mathrm{V}_{\mathrm{DD1}}$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | 0.3 ( $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ ) |  |  |
| Logic High Output Voltages | Voah, Vobh | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.1$ | 3.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xH}}$ |
|  |  | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.5$ | 2.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xH}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }} \mathrm{V}_{\text {Obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{I}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{I}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{lxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xAR |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | 50 |  | 150 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 40 | ns |  |
| Change vs. Temperature |  |  | 11 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 100 | ns |  |
| Channel-to-Channel Matching ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }} / \mathrm{t}_{\text {PSKOD }}$ |  |  | 50 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xBR |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | tPHL, tPLH | 20 |  | 60 | ns |  |
| Pulse Width Distortion, \|ttPLH $-\left.\mathrm{tPHL}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 22 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | tPSKCD |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tPskod |  |  | 22 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns |  |
| ADuM120xCR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 55 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 16 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | tPSKCD |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tPskod |  |  | 16 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity Logic High Output ${ }^{7}$ | \| $\mathrm{CM}_{\mathrm{H}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & V_{\text {lx }}=\mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Logic Low Output ${ }^{7}$ | \|CM ${ }_{\text {L }}$ \| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Lx}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V} \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Dynamic Supply Current per Channel ${ }^{8}$ |  |  |  |  |  |  |
| Input | IDDI (D) |  | 0.10 |  | mA/ <br> Mbps |  |
| Output | IDDO (D) |  | 0.03 |  | mA/ <br> Mbps |  |

[^1]
## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V, $105^{\circ} \mathrm{C}$ OPERATION

All voltages are relative to their respective ground; $5 \mathrm{~V} / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} .3 \mathrm{~V} / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$; this does not apply to ADuM1200W and ADuM1201W automotive grade products.
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI(Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.50 | 0.6 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.26 | 0.35 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDO (Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.11 | 0.20 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.19 | 0.25 | mA |  |
| ADuM1200 Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}}$ (Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 } 2}$ Supply Current | $\mathrm{l} \mathrm{DD2}^{(Q)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.2 | 0.6 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.5 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\mathrm{DD1}}(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | ldD2 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.7 | 1.1 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.3 | 2.0 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | ldD1 (25) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 10 | 13 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 5.2 | 7.7 | mA | 12.5 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 } 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} 2 \text { (25) }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.0 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.8 | 3.4 | mA | 12.5 MHz logic signal freq. |
| ADuM1201 Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}}$ (Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 } 2}$ Supply Current | $\mathrm{l} \mathrm{DD2}^{(Q)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| VDD1 Supply Current | IdD1 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD } 2}$ Supply Current | $\mathrm{I}_{\text {DD2 (10) }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | $\mathrm{I}_{\mathrm{DD2} \text { (25) }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{\text {IA }}, l_{\text {I }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1 A}, \mathrm{~V}_{1 B} \leq\left(\mathrm{V}_{\mathrm{DD} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}$ | $0.7\left(\mathrm{~V}_{\mathrm{D} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | 0.3 ( $\mathrm{V}_{\mathrm{DD} 1}$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ | V |  |
| Logic High Output Voltages | Voat, Vobi | $\left(V_{D D 1}\right.$ or $\left.V_{\text {DD2 }}\right)-0.1$ | $V_{D D 1}$ or $V_{\text {DD2 }}$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $\left(\mathrm{V}_{\mathrm{DD} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)-0.5$ | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.2$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{1 \mathrm{xH}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }} \mathrm{V}_{\text {Obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{Ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{0 \mathrm{x}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xAR |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 50 |  | 150 | ns |  |
| Pulse Width Distortion, $\left\|t_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 40 | ns |  |
| Change vs. Temperature |  |  | 11 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 50 | ns |  |
| Channel-to-Channel Matching ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }} / \mathrm{t}_{\text {PSKOD }}$ |  |  | 50 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns |  |
| ADuM120xBR |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 15 |  | 55 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 22 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {SKKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tPSKOD |  |  | 22 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| ADuM120xCR |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLL }}$ | 20 |  | 50 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 15 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {SKKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tPSKOD |  |  | 15 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity |  |  |  |  |  |  |
| Logic High Output ${ }^{7}$ | \|CMH| | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Logic Low Output ${ }^{7}$ | \|CM ${ }_{\text {L }}$ \| | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.2 |  | Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current per Channel ${ }^{8}$ | $\mathrm{I}_{\text {DII (D) }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.19 |  | mA/ <br> Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.10 |  | mA/ <br> Mbps |  |
| Output Dynamic Supply Current per Channel ${ }^{8}$ | $1 \mathrm{IDDO}_{(\mathrm{D})}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.03 |  | mA/ <br> Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.05 |  | mA/ <br> Mbps |  |

${ }^{1}$ The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{V}_{D 1}$ and $\mathrm{V}_{\mathrm{DD}}$ supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.
${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{4} t_{\text {pнL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {ox }}$ signal. tpLH propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
${ }^{5}$ tpsk is the magnitude of the worst-case difference in tphl $^{2}$ and/or tplh that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. CML is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## ELECTRICAL CHARACTERISTICS— $\mathbf{5 V} \mathbf{V} \mathbf{1 2 5}^{\circ} \mathrm{C}$ OPERATION

All voltages are relative to their respective ground; $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$; this applies to ADuM1200W and ADuM1201W automotive grade products.

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI (Q) |  | 0.50 | 0.60 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDO (Q) |  | 0.19 | 0.25 | mA |  |
| ADVM1200W, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (Q) |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | IDD2 (Q) |  | 0.5 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{ldD1}(10)$ |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (10) |  | 1.3 | 2.0 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | IDD1 (25) |  | 10 | 13 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (25) |  | 2.8 | 3.4 | mA | 12.5 MHz logic signal freq. |
| ADVM1201W, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{IDD1}$ (Q) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| VDD2 Supply Current | $\operatorname{ldD2}$ (Q) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | l DD1 (10) |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (10) |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (25) |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (25) |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{1 A}, l_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | 07 ¢ $\mathrm{V}_{1 A}, \mathrm{~V}_{1 B} \leq\left(\mathrm{V}_{\mathrm{DD} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | 0.7 (VDD1 or $\mathrm{V}_{\mathrm{DD} 2}$ ) |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | 0.3 ( $\mathrm{V}_{\mathrm{DD} 1}$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OAh, }} \mathrm{V}_{\text {Obh }}$ | $\left(V_{D D 1}\right.$ or $V^{\text {DD2 }}$ ) -0.1 | 5.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.5$ | 4.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL, }} \mathrm{V}_{\text {Obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IXL}}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xWSRZ |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 150 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{tPHL}\right\|^{4}$ | PWD |  |  | 40 | ns |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 100 | ns |  |
| Channel-to-Channel Matching ${ }^{6}$ |  |  |  | 50 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xWTRZ |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | tPHL, tPLH | 20 |  | 50 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{tPLH}^{-} \mathrm{tPHL}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | tPSK |  |  | 15 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tPskod |  |  | 15 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $\mathrm{C}=15 \mathrm{pF}$ CMOS signal levels |
| ADuM120xWURZ |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}^{\text {a }}$ signall evels |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | 20 |  | 45 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 15 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | tPSKCD |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tpskod |  |  | 15 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity Logic High Output ${ }^{7}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | $\mathrm{kV} / \mathrm{\mu s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Logic Low Output ${ }^{7}$ | \|CM ${ }_{\text {L }}$ \| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Dynamic Supply Current per Channel ${ }^{8}$ |  |  |  |  |  |  |
| Input | IDDI (D) |  | 0.19 |  | mA/ <br> Mbps |  |
| Output | IDDO (D) |  | 0.05 |  | mA/ <br> Mbps |  |

${ }^{1}$ The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $I_{D D 1}$ and $I_{D D 2}$ supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.
${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{IX}}$ signal to the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{Ox}}$ signal. $\mathrm{t}_{\mathrm{PLH}}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{7} \mathrm{CM}_{\mathrm{H}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## ELECTRICAL CHARACTERISTICS—3 V, 125 ${ }^{\circ}$ C OPERATION

All voltages are relative to their respective ground; $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD1} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$; this applies to $\mathrm{ADuM1200} \mathrm{~W}$ and $\mathrm{ADuM1201W}$ automotive grade products.

Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI (Q) |  | 0.26 | 0.35 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDO (Q) |  | 0.11 | 0.20 | mA |  |
| ADVM1200W, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| VDD1 Supply Current | ldD1 (Q) |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | l DD2 (Q) |  | 0.2 | 0.6 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) ${ }^{\text {a }}$ |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | ldD1 (10) |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | l DD2 (10) |  | 0.7 | 1.1 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{ldD1}$ (25) |  | 5.2 | 7.7 | mA | 12.5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | ldD2 (25) |  | 1.5 | 2.0 | mA | 12.5 MHz logic signal freq. |
| ADVM1201W, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (Q) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | IDD2 (Q) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) |  |  |  |  |  |  |
| VDD1 Supply Current | IDD1 (10) |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | l DD2 (10) |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | l DD2 (25) |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{\text {IA }}, l_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $07 \leq \mathrm{V}_{I A}, \mathrm{~V}_{\mathrm{IB}} \leq\left(\mathrm{V}_{\mathrm{DD1} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | 0.7 ( $\mathrm{V}_{\mathrm{DD1}}$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | 0.3 ( $\mathrm{VDD1}^{\text {or }} \mathrm{V}_{\mathrm{DD} 2}$ ) |  |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OAh, }} \mathrm{V}_{\text {Obh }}$ | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.1$ | 3.0 |  | V | $\mathrm{I}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
|  |  | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.5$ | 2.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{1 \mathrm{xH}}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{I}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xL}}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xWSRZ |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 150 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 40 | ns |  |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 100 | ns |  |
| Channel-to-Channel Matching ${ }^{6}$ | $\mathrm{t}_{\text {PKKCD }} / \mathrm{t}_{\text {PSKOD }}$ |  |  | 50 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xWTRZ |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }}$ tPLH | 20 |  | 60 | ns |  |
| Pulse Width Distortion, $\left\|t_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | tPSK |  |  | 22 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tPSKOD |  |  | 22 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns |  |
| ADuM120xWCR |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 55 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 16 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | $\mathrm{t}_{\text {SKKOD }}$ |  |  | 16 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity Logic High Output ${ }^{7}$ | \| $\mathrm{CM}_{\mathrm{H}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\text {lx }}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Logic Low Output ${ }^{7}$ | \| $\mathrm{CM}_{\mathrm{L}}{ }^{\text {\| }}$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Lx}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Dynamic Supply Current per Channel ${ }^{8}$ |  |  |  |  |  |  |
| Input | 1 ldi (D) |  | 0.10 |  | mA/ <br> Mbps |  |
| Output | IDDO (D) |  | 0.03 |  | mA/ <br> Mbps |  |

${ }^{1}$ The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{I}_{D D 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.
${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse[vidth distortion is guaranteed.
${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse Wridth distortion is guaranteed.
${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{Ix}}$ signal to the $50 \%$ level of the falling edge of the $\mathrm{V}_{\text {Ox }}$ signal. $\mathrm{t}_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{\mathrm{ox}}$ signal.
${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V, $125^{\circ} \mathrm{C}$ OPERATION

All voltages are relative to their respective ground; $5 \mathrm{~V} / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} .3 \mathrm{~V} / 5 \mathrm{~V}$ operation; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications


Table 6.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI (Q) |  | 0.50 | 0.6 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDO (Q) |  | 0.11 | 0.20 | mA |  |
| ADuM1200W, Total Supply Current, Two Channels ${ }^{1}$ DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | l DD1 (Q) |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (Q) |  | 0.2 | 0.6 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}}(10)$ |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (10) |  | 0.7 | 1.1 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  | 10 | 13 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (25) |  | 1.5 | 2.0 | mA | 12.5 MHz logic signal freq. |
| ADuM1201W, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\text {DD1 ( }}$ ( ) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| VDD2 Supply Current | $\mathrm{ldD2}$ (Q) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\text {DD1 (10) }}$ |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | IdD2 (10) |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | IDD1 (25) |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (25) |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{\text {IA }}, I_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1 A}, \mathrm{~V}_{\text {IB }} \leq\left(\mathrm{V}_{\mathrm{DD1} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | 0.7 ( $\mathrm{VDD1}^{\text {or }} \mathrm{V}_{\mathrm{DD} 2}$ ) |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | 0.3 ( $\left.\mathrm{VDD1}^{\text {or }} \mathrm{V}_{\mathrm{DD} 2}\right)$ | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OAh, }} \mathrm{V}_{\text {ObH }}$ | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.1$ | $V_{D D 1}$ or $V_{\text {DD2 }}$ |  | V | $\mathrm{l}_{0 \mathrm{x}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xH}}$ |
|  |  | $\left(V_{D D 1}\right.$ or $\left.V_{\text {DD2 }}\right)-0.5$ | $\left(V_{D D 1}\right.$ or $\left.V_{\text {DD2 }}\right)-0.2$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $V_{\text {OAL, }} \mathrm{V}_{\text {Obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xWSRZ |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 15 |  | 150 | ns |  |
| Pulse Width Distortion, \|tPLH - tPHL $\left.\right\|^{4}$ | PWD |  |  | 40 | ns |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 50 | ns |  |
| Channel-to-Channel Matching ${ }^{6}$ | tPSKCD/ ${ }_{\text {PSSKOD }}$ |  |  | 50 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns |  |

## ADuM1200/ADuM1201

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xWTRZ |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLL }}$ | 15 |  | 55 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{tPLH}^{-t_{\text {PHL }}}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 22 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tPSKOD |  |  | 22 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns |  |
| ADuM120xWURZ |  |  |  |  |  | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | 20 |  | 50 | ns |  |
|  | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 15 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tpskod |  |  | 15 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity Logic High Output ${ }^{7}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Logic Low Output ${ }^{7}$ | \|CML| | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{r}$ |  | 1.2 |  | Mbps |  |
| Dynamic Supply Current per Channel ${ }^{8}$ Input | $\mathrm{l}_{\text {DII ( })^{\prime}}$ |  | 0.19 |  | mA/ <br> Mbps |  |
| Output | $\mathrm{I}_{\text {DDO ( }{ }^{\text {( }} \text { ) }}$ |  | 0.03 |  | mA/ <br> Mbps |  |

[^2]
## ELECTRICAL CHARACTERISTICS—MIXED $\mathbf{3} \mathbf{V / 5} \mathbf{V}, \mathbf{1 2 5}{ }^{\circ} \mathrm{C}$ OPERATION

All voltages are relative to their respective ground; $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}$; this applies to ADuM1200W and ADuM1201W automotive grade products.

Table 7.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI (Q) |  | 0.26 | 0.35 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDO (Q) |  | 0.19 | 0.25 | mA |  |
| ADuM1200W, Total Supply Current, Two Channels ${ }^{1}$ DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (Q) |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (Q) |  | 0.5 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1} 1 \text { (10) }}$ |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (10) |  | 1.3 | 2.0 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  | 5.2 | 7.7 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (25) |  | 2.8 | 3.4 | mA | 12.5 MHz logic signal freq. |
| ADuM1201W, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\text {DD1 (0) }}$ |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2 (Q) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRZ and URZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{I}_{\mathrm{DD1}}(10)$ |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | $\mathrm{ldD2}$ (10) |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| 25 Mbps (URZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{I}_{\mathrm{DD1}}(25)$ |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (25) |  | 6.3 | 8.0 | $m A$ | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{\text {A }}, I_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{I A}, \mathrm{~V}_{\text {IB }} \leq\left(\mathrm{V}_{\mathrm{DD} 1}\right.$ or $\left.\mathrm{V}_{\mathrm{DD} 2}\right)$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | 0.7 ( $\mathrm{VDD1}^{\text {or }} \mathrm{V}_{\mathrm{DD} 2}$ ) |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | 0.3 ( $\left.\mathrm{VDD1}^{\text {or }} \mathrm{V}_{\mathrm{DD} 2}\right)$ | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {Oah, }} \mathrm{V}_{\text {Obh }}$ | $\left(V_{D D 1}\right.$ or $\left.V_{\text {DD2 } 2}\right)-0.1$ | $V_{D D 1}$ or $V_{\text {DD2 }}$ |  | V | $\mathrm{l}_{0 \mathrm{x}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $\left(V_{D D 1}\right.$ or $\left.V_{\text {DD2 } 2}\right)-0.5$ | $\left(V_{D D 1}\right.$ or $\left.V_{D D 2}\right)-0.2$ |  | V | $\mathrm{l}_{\text {ox }}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xH}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }} \mathrm{V}_{\text {Obl }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{0 \mathrm{x}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{x}}=400 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xWSRZ |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLL }}$ | 15 |  | 150 | ns |  |
| Pulse Width Distortion, \|tPLH - tPHL $\left.\right\|^{4}$ | PWD |  |  | 40 | ns |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 50 | ns |  |
| Channel-to-Channel Matching ${ }^{6}$ | tpskcD/ tpskod |  |  | 50 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns |  |

## ADuM1200/ADuM1201

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xWTRZ |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | 15 |  | 55 | ns |  |
| Pulse Width Distortion, $\mid$ tPLH $-\left.t_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {PK }}$ |  |  | 22 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tpskod |  |  | 22 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns |  |
| ADuM120xWURZ |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns |  |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 50 | ns |  |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 3 | ns |  |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 15 | ns |  |
| Channel-to-Channel Matching |  |  |  |  |  |  |
| Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns |  |
| Opposing Directional Channels ${ }^{6}$ | tpskod |  |  | 15 | ns |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity Logic High Output ${ }^{7}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Logic Low Output ${ }^{7}$ | \|CM ${ }_{\text {L }}$ \| | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V} \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current per Channel ${ }^{8}$ | l DII (D) |  | 0.10 |  | mA/ <br> Mbps |  |
| Output Dynamic Supply Current per Channel ${ }^{8}$ | IDDO (D) |  | 0.05 |  | mA/ <br> Mbps |  |

${ }^{1}$ The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{I}_{D D 1}$ and $\mathrm{I}_{D D 2}$ supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.
${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{4}$ tpHL $^{\text {p }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{0 \times}$ signal. tplH propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
${ }^{5}$ tpsk is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {pLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{T} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2} . \mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## PACKAGE CHARACTERISTICS

Table 8.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-to-Output) ${ }^{1}$ | R-o |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-to-Output) ${ }^{1}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 1.0 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\mathrm{JcI}}$ |  | 46 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\text {лсо }}$ |  | 41 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

${ }^{1}$ The device is considered a 2-terminal device; Pin 1, Pin, 2, Pin 3, and Pin 4 are shorted together, and Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together.

## REGULATORY INFORMATION

The ADuM1200/ADuM1201 and ADuM1200W/ADuM1201W are approved by the organizations listed in Table 9; refer to Table 14 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 9.

| UL | CSA | VDE |
| :---: | :---: | :---: |
| Recognized Under 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice \#5A; approval pending for ADuM1200W/ ADuM1201W automotive $125^{\circ} \mathrm{C}$ temperature grade | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ${ }^{2}$ |
| Single/Basic 2500 V rms Isolation Voltage | Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms ( 566 peak) maximum working voltage <br> Functional insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms ( 1131 V peak) maximum working voltage | Reinforced insulation, 560 V peak |
| File E214100 | File 205078 | File 2471900-4880-0001 |

${ }^{1}$ In accordance with UL 1577 , each ADuM120x is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{~V}$ rms for 1 second (current leakage detection limit = $5 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM120x is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 10.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 2500 | 4.90 min | Vrms |
| Minimum External Air Gap (Clearance) | L(I02) | 4.01 min | mm | Minute duration <br> Measured from input terminals to output terminals, <br> shortest distance through air <br> Measured from input terminals to output terminals, <br> shortest distance path along body |
| Minimum External Tracking (Creepage) |  | 0.017 min | mm | Insulation distance through insulation |
| Minimum Internal Gap (Internal Clearance) <br> Tracking Resistance (Comparative Tracking Index) <br> Isolation Group | CTI | $>175$ | V | DIN IEC 112/VDE 0303 Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |

## DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. Note that the asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 11.

| Description | Conditions | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | VIorm | 560 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method B1 | $V_{\text {IORM }} \times 1.875=V_{\text {PR, }} 100 \%$ production test, $\mathrm{t}_{\mathrm{m}}=1$ second, partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1050 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method A | $V_{\text {IORM }} \times 1.6=V_{\text {PR }}, \mathrm{t}_{\mathrm{m}}=60 \text { seconds, }$ $\text { partial discharge }<5 \mathrm{pC}$ | $V_{\text {PR }}$ |  |  |
| After Environmental Tests Subgroup 1 |  |  | 896 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text {IORM }} \times 1.2=V_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60$ seconds, partial discharge $<5 \mathrm{pC}$ |  | 672 | $\checkmark$ peak |
| Highest Allowable Overvoltage | Transient overvoltage, $\mathrm{t}_{\text {R }}=10$ seconds | $V_{\text {TR }}$ | 4000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 3) |  |  |  |
| Case Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Side 1 Current |  | $\mathrm{I}_{51}$ | 160 | mA |
| Side 2 Current |  | $\mathrm{I}_{\text {S } 2}$ | 170 | mA |
| Insulation Resistance at $\mathrm{T}_{\mathrm{s}}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 12.

| Parameter | Rating |
| :---: | :---: |
| Operating Temperature ( $\left.\mathrm{T}_{\mathrm{A}}\right)^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Operating Temperature ( $\left.\mathrm{T}_{\mathrm{A}}\right)^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\left.\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)^{1,3}$ | 2.7 V to 5.5 V |
| Supply Voltages ( $\left.\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)^{2,3}$ | 3.0 V to 5.5 V |
| Input Signal Rise and Fall Times | 1.0 ms |
| ${ }^{1}$ Does not apply to ADuM1200W and ADuM1201W automotive grade products. |  |
| ${ }^{2}$ Applies to ADuM1200W and ADuM1 <br> ${ }^{3}$ All voltages are relative to their resp and Magnetic Field Immunity section for magnetic fields. | otive grade products. <br> d. See the DC Correctness n on immunity to external |

## ADuM1200/ADuM1201

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 13.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\text {ST }}$ ) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\left.\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)^{3}$ | -0.5 V to +7.0 V |
| Input Voltages ( $\left.\mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }}\right)^{3,4}$ | -0.5 V to $\mathrm{V}_{\mathrm{DDI}}+0.5 \mathrm{~V}$ |
| Output Voltages ( $\left.\mathrm{V}_{\text {OA, }} \mathrm{V}_{\text {OB }}\right)^{3,4}$ | -0.5 V to $\mathrm{V}_{\text {DDo }}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ( $\left.\mathrm{l}_{0}\right)^{5}$ | -11 mA to +11 mA |
| Common-Mode Transients ( $\left.\mathrm{CM}_{\mathrm{L},} \mathrm{CM}_{\mathrm{H}}\right)^{6}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |
| ${ }^{1}$ Does not apply to ADuM1200W and ADuM1200W automotive grade products. |  |
| ${ }^{2}$ Applies to ADuM1200W and ADuM1201W automotive grade products. <br> ${ }^{3}$ All voltages are relative to their respective ground. |  |
| ${ }^{4} \mathrm{~V}_{D D I}$ and $\mathrm{V}_{D D O}$ refer to the supply voltages on the input and output sides of a given channel, respectively. |  |
| ${ }^{5}$ See Figure 3 for maximum rated current values for various temperatures. |  |
| ${ }^{6}$ Refers to common-mode transients across th Common-mode transients exceeding the ab can cause latch-up or permanent damage. | insulation barrier. olute maximum ratings |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality

Table 14. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :--- | :--- | :--- | :--- |
| AC Voltage, Bipolar Waveform | 565 | V peak | 50-year minimum lifetime |
| AC Voltage, Unipolar Waveform |  |  |  |
| Functional Insulation | 1131 | V peak | Maximum approved working voltage per IEC 60950-1 |
| Basic Insulation | 560 | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |
| DC Voltage | 1131 | V peak | Maximum approved working voltage per IEC 60950-1 |
| Functional Insulation | 560 | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 |
| Basic Insulation |  |  |  |

[^3]
## ADuM1200/ADuM1201

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. ADuM1200 Pin Configuration


Figure 5. ADuM1201 Pin Configuration

Table 15. ADuM1200 Pin Function Descriptions

| Pin |  |  |
| :--- | :--- | :--- |
| No. | Mnemonic | Description |
| 1 | $\mathrm{~V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1. |
| 2 | $\mathrm{~V}_{\mathrm{IA}}$ | Logic Input A. |
| 3 | $\mathrm{~V}_{\mathrm{IB}}$ | Logic Input B. |
| 4 | $\mathrm{GND}_{1}$ | Ground 1. Ground Reference for Isolator Side 1. |
| 5 | $\mathrm{GND}_{2}$ | Ground 2. Ground Reference for Isolator Side 2. |
| 6 | $\mathrm{~V}_{\mathrm{OB}}$ | Logic Output B. |
| 7 | $\mathrm{~V}_{\mathrm{OA}}$ | Logic Output A. |
| 8 | $\mathrm{~V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2. |

Table 16. ADuM1201 Pin Function Descriptions

| Pin <br> No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1. |
| 2 | $\mathrm{~V}_{\mathrm{OA}}$ | Logic Output A. |
| 3 | $\mathrm{~V}_{\mathrm{IB}}$ | Logic Input B. |
| 4 | $\mathrm{GND}_{1}$ | Ground 1. Ground Reference for Isolator Side 1. |
| 5 | $\mathrm{GND}_{2}$ | Ground 2. Ground Reference for Isolator Side 2. |
| 6 | $\mathrm{~V}_{\mathrm{OB}}$ | Logic Output B. |
| 7 | $\mathrm{~V}_{\mathrm{IA}}$ | Logic Input A. |
| 8 | $\mathrm{~V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2. |

Table 17. ADuM1200 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $\mathrm{V}_{\text {IB }}$ Input | $\mathrm{V}_{\text {DD } 1}$ State | $\mathrm{V}_{\mathrm{DD} 2}$ State | VoA Output | VoB Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | H | H | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DII }}$ power restoration. |
| X | X | Powered | Unpowered | Indeterminate | Indeterminate | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDo }}$ power restoration. |

Table 18. ADuM1201 Truth Table (Positive Logic)

| $\mathrm{V}_{\mathrm{IA}}$ Input | $\mathrm{V}_{\text {IB }}$ Input | $\mathrm{V}_{\mathrm{DD} 1}$ State | $\mathrm{V}_{\mathrm{DD} 2}$ State | VoA Output | VoB Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | Indeterminate | H | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. |
| X | x | Powered | Unpowered | H | Indeterminate | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation


Figure 7. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)


Figure 9. Typical ADuM1200 VDDI Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 10. Typical ADuM1200 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 11. Typical ADuM1201 VDD1 or VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation

## APPLICATIONS INFORMATION

## PCB LAYOUT

The ADuM120x digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm .

See the AN-1109 Application Note for board layout guidelines.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output.


Figure 12. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM120x component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM120x components operating under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input send narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than $\sim 1 \mu \mathrm{~s}$ at the input, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 17 and Table 18) by the watchdog timer circuit.

The ADuM120x are extremely immune to external magnetic fields. The limitation on the magnetic field immunity of the ADuM120x is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM120x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \Sigma \Pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the nth turn in the receiving coil ( cm ).
Given the geometry of the receiving coil in the ADuM120x and an imposed requirement that the induced voltage be $50 \%$ at most of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 13.


Figure 13. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and has the worst-case polarity), it reduces the received pulse from $>1.0 \mathrm{~V}$ to $0.75 \mathrm{~V}-$ still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM120x transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM120x are extremely immune and can be affected only by extremely large currents operating very close to the component at a high frequency. For the 1 MHz example, a 0.5 kA current would have to be placed 5 mm away from the ADuM120x to affect the operation of the component.


Figure 14. Maximum Allowable Current for Various Current-to-ADuM120x Spacings

Note that, at combinations of strong magnetic fields and high frequencies, any loops formed by PCB traces can induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM120x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I}(Q) & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I}(Q) & f>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by

$$
\begin{aligned}
& I_{D D O}=I_{D D O(Q)} \quad f \leq 0.5 f_{r} \\
& I_{D D O}=\left(I_{D D O(D)}+\left(0.5 \times 10^{-3}\right) \times C_{L} V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
& \\
& \quad f>0.5 f_{r}
\end{aligned}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage ( V ).
$f$ is the input logic signal frequency ( MHz , half of the input data rate, NRZ signaling).
$f_{r}$ is the input stage refresh rate (Mbps).
$I_{D D I(Q)}, I_{D D O}(Q)$ are the specified input and output quiescent supply currents (mA).

To calculate the total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents, the supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ are calculated and totaled. Figure 6 and Figure 7 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 provide total $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ supply current as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM120x.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 14 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM120x depends on the voltage waveform type imposed across the isolation barrier. The $i$ Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 15, Figure 16, and Figure 17 illustrate these different isolation voltage waveforms, respectively.

Bipolar ac voltage is the most stringent environment. The goal of a 50 -year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages yet still achieves a 50 -year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage cases. Any crossinsulation voltage waveform that does not conform to Figure 16 or Figure 17 is to be treated as a bipolar ac waveform, and its peak voltage is to be limited to the 50 -year lifetime voltage value listed in Table 14.

Note that the voltage presented in Figure 16 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .


Figure 16. Unipolar AC Waveform

RATED PEAK VOLTAGE


Figure 17. DC Waveform

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 18. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model ${ }^{1,2}$ | Number of Inputs, $V_{D D 1}$ Side | Number of Inputs, $V_{D D 2}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum Pulse Width Distortion (ns) | Temperature Range | Package Option ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1200AR | 2 | 0 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200ARZ | 2 | 0 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200ARZ-RL7 | 2 | 0 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200BR | 2 | 0 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200BR-RL7 | 2 | 0 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200BRZ | 2 | 0 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200BRZ-RL7 | 2 | 0 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200CR | 2 | 0 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200CR-RL7 | 2 | 0 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200CRZ | 2 | 0 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200CRZ-RL7 | 2 | 0 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200WSRZ | 2 | 0 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200WSRZ-RL7 | 2 | 0 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200WTRZ | 2 | 0 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200WTRZ-RL7 | 2 | 0 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200WURZ | 2 | 0 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1200WURZ-RL7 | 2 | 0 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201AR | 1 | 1 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201AR-RL7 | 1 | 1 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201ARZ | 1 | 1 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201ARZ-RL7 | 1 | 1 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201BR | 1 | 1 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201BR-RL7 | 1 | 1 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201BRZ | 1 | 1 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201BRZ-RL7 | 1 | 1 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201CR | 1 | 1 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201CRZ | 1 | 1 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201CRZ-RL7 | 1 | 1 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | R-8 |


| Model ${ }^{1,2}$ | Number of Inputs, $V_{D D 1}$ Side | Number of Inputs, $V_{\text {DD2 }}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum <br> Pulse Width <br> Distortion (ns) | Temperature Range | Package Option ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1201WSRZ | 1 | 1 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201WSRZ-RL7 | 1 | 1 | 1 | 150 | 40 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201WTRZ | 1 | 1 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201WTRZ-RL7 | 1 | 1 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201WURZ | 1 | 1 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |
| ADuM1201WURZ-RL7 | 1 | 1 | 25 | 45 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | R-8 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2} \mathrm{~W}=$ Qualified for Automotive Applications
${ }^{3}$ R-8 $=8$-lead narrow-body SOIC_N.

## AUTOMOTIVE PRODUCTS

The ADuM1200W/ADuM1201W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

# OCEAN CHIPS <br> Океан Электроники <br> Поставка электронных компонентов 

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR». JONHON
«JONHON» (основан в 1970 г.)
Разъемы специального, военного и аэрокосмического назначения:
(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)
«FORSTAR» (основан в 1998 г.)
ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:
(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).


Телефон: 8 (812) 309-75-97 (многоканальный)
Факс: 8 (812) 320-03-32
Электронная почта: ocean@oceanchips.ru
Web: http://oceanchips.ru/
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А


[^0]:    ${ }^{1}$ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

[^1]:    ${ }^{1}$ The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
    ${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{\text {Ix }}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 \times}$ signal to the $50 \%$ level of the rising edge of the Vox signal.
    ${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
    ${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
    ${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
    ${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

[^2]:    The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM1200W and ADuM1201W channel configurations.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
    ${ }^{4}$ tpHL $^{\text {p }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{0 \times}$ signal. tpLH propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{\text {ox }}$ signal.
    ${ }^{5}$ tpsk is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLL }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
    ${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
    ${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{L}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
    ${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

[^3]:    ${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

