

## DESCRIPTION

The MP1907 is a high frequency, 100V half bridge N-channel power MOSFET driver. Its low side and high side driver channels are independently controlled and matched with less than 5ns in time delay. Under-voltage lock-out both high side and low side supplies force their outputs low in case of insufficient supply. Both outputs will remain low until a rising edge on either input is detected. The integrated bootstrap diode reduces external component count.

## FEATURES

- Drives N-channel MOSFET half bridge
- 100V  $V_{BST}$  voltage range
- Input signal overlap protection
- On-chip bootstrap diode
- Typical 20ns propagation delay time
- Less than 5ns gate drive mismatch
- Drive 1nF load with 12ns/9ns rise/fall times with 12V VDD
- TTL compatible input
- Less than 150 $\mu$ A quiescent current
- Less than 5 $\mu$ A shutdown current
- UVLO for both high side and low side
- In 3 $\times$ 3mm QFN10 Packages

## APPLICATIONS

- Battery Powered Hand Tool
- Telecom half bridge power supplies
- Avionics DC-DC converters
- Active-clamp Forward Converters

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page.

"MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION




### ORDERING INFORMATION

| Part Number* | Package          | Top Marking |
|--------------|------------------|-------------|
| MP1907GQ     | QFN10 (3 x 3 mm) | ADE         |

\* For Tape & Reel, add suffix -Z (e.g. MP1907GQ-Z);

### PACKAGE REFERENCE



#### ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

|   |                            |
|---|----------------------------|
| Supply Voltage ( $V_{DD}$ )   | -0.3V to +20V              |
| SW Voltage ( $V_{SW}$ )   | -5.0V to 105V              |
| BST Voltage ( $V_{BST}$ )   | -0.3V to 110V              |
| BST to SW   | -0.3V to +18V              |
| DRVH to SW  | -0.3V to (BST-SW) +0.3V    |
| DRVL to VSS   | -0.3V to ( $V_{DD}$ +0.3V) |
| All Other Pins  | -0.3V to 20V               |
| Continuous Power Dissipation ( $T_A = +25^\circ\text{C}$ ) <sup>(2)</sup> |                            |
| QFN10 (3x3)   | 2.5W                       |
| Junction Temperature  | 150°C                      |
| Lead Temperature  | 260°C                      |
| Storage Temperature   | -65°C to +150°C            |

#### Recommended Operating Conditions <sup>(3)</sup>

|                                    |                             |
|------------------------------------|-----------------------------|
| Supply Voltage ( $V_{DD}$ )        | +4.5V to 18V <sup>(4)</sup> |
| SW Voltage ( $V_{SW}$ )            | -1.0V to 100V               |
| SW slew rate                       | <50V/nsec                   |
| Operating Junction Temp. ( $T_J$ ) | -40°C to +125°C             |

| Thermal Resistance <sup>(5)</sup> | $\theta_{JA}$ | $\theta_{JC}$ |
|-----------------------------------|---------------|---------------|
| QFN10 (3x3)                       | 50            | 12... °C/W    |

#### Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX) -  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4.5V is only a typical value for minimum supply voltage at  $V_{DD}$  falling
- Measured on JESD51-7, 4-layer PCB.

## ELECTRICAL CHARACTERISTICS

$V_{DD} = V_{BST} - V_{SW} = 12V$ ,  $V_{SS} = V_{SW} = 0V$ ,  $V_{EN} = 3.3V$ , No load at DRVH and DRVL,  $T_A = +25^\circ C$ , unless otherwise noted.

| Parameter                             | Symbol     | Condition  | Min | Typ  | Max               | Units      |
|---------------------------------------|------------|--|-----|------|-------------------|------------|
| <b>Supply Current</b>                 |            |  |     |      |                   |            |
| VDD Shutdown Current                  | $I_{SHDN}$ | $V_{EN}=0$ ,                                     |     | 0    | 1                 | $\mu A$    |
| VDD quiescent current                 | $I_{DDQ}$  | INL=INH=0  |     | 80   | 100               | $\mu A$    |
| VDD operating current                 | $I_{DDO}$  | fsw=500kHz                                       |     | 2.8  | 3.5               | mA         |
| Floating driver quiescent current     | $I_{BSTQ}$ | INL=0, INH=0 or 1                                |     | 55   | 70                | $\mu A$    |
| Floating driver operating current     | $I_{BSTO}$ | fsw=500kHz                                       |     | 2.1  | 3                 | mA         |
| Leakage Current                       | $I_{LK}$   | BST=SW=100V                                      |     | 0.05 | 1                 | $\mu A$    |
| <b>Inputs</b>                         |            |  |     |      |                   |            |
| INL/INH High                          |            |  | 2.4 |      |                   | V          |
| INL/INH Low                           |            |  |     |      | 1                 | V          |
| INL/INH Hysteresis                    |            |  |     | 0.6  |                   | V          |
| INL/INH internal pull-down resistance | $R_{IN}$   |  |     | 185  |                   | k $\Omega$ |
| <b>Under Voltage Protection</b>       |            |  |     |      |                   |            |
| VDD rising threshold                  | $V_{DDR}$  |  | 4.6 | 5.0  | 5.4               | V          |
| VDD falling threshold                 | $V_{DDF}$  |  | 4.1 | 4.5  | 4.9               | V          |
| (BST-SW) rising threshold             | $V_{BSTR}$ |  | 4.6 | 5.0  | 5.4               | V          |
| (BST-SW) falling threshold            | $V_{BSTF}$ |  | 4.1 | 4.5  | 4.9               | V          |
| EN Input Logic Low                    |            |  |     |      | 0.7               | V          |
| EN Input Logic High                   |            |  | 1.5 |      |                   | V          |
| EN Hysteresis                         |            |  |     | 100  |                   | mV         |
| EN Input Current                      | $I_{EN}$   | $V_{EN}=2V$ , $T_A=+25^\circ C$                  |     | 10   |                   | $\mu A$    |
|                                       |            | $V_{EN}=5V$ , $T_A=-10^\circ C$ to $+70^\circ C$ |     |      | 35 <sup>(6)</sup> | $\mu A$    |
| EN internal pull-down resistance      | $R_{EN}$   |  |     | 200  |                   | k $\Omega$ |
| <b>Bootstrap Diode</b>                |            |  |     |      |                   |            |
| Bootstrap diode VF @ 100uA            | $V_{F1}$   |  |     | 0.55 |                   | V          |
| Bootstrap diode VF @ 100mA            | $V_{F2}$   |  |     | 1    |                   | V          |
| Bootstrap diode dynamic R             | $R_D$      | @ 100mA  |     | 2.7  |                   | $\Omega$   |
| <b>Low Side Gate Driver</b>           |            |  |     |      |                   |            |
| Low level output voltage              | $V_{OLL}$  | $I_O=100mA$                                      |     | 0.15 | 0.22              | V          |
| High level output voltage to rail     | $V_{OHL}$  | $I_O=-100mA$                                     |     | 0.45 | 0.6               | V          |
| Peak pull-up current <sup>(7)</sup>   | $I_{OHL}$  | $V_{DRVL}=0V$ , $V_{DD}=4.5V$ <sup>(8)</sup>     |     | 0.15 |                   | A          |
|                                       |            | $V_{DRVL}=0V$ , $V_{DD}=12V$                     |     | 1.5  |                   | A          |
|                                       |            | $V_{DRVL}=0V$ , $V_{DD}=16V$                     |     | 2.5  |                   | A          |
| Peak pull-down current <sup>(7)</sup> | $I_{OLL}$  | $V_{DRVL}=V_{DD}=4.5V$ <sup>(8)</sup>            |     | 0.25 |                   | A          |
|                                       |            | $V_{DRVL}=V_{DD}=12V$                            |     | 2.5  |                   | A          |
|                                       |            | $V_{DRVL}=V_{DD}=16V$                            |     | 3.5  |                   | A          |
| <b>Floating Gate Driver</b>           |            |  |     |      |                   |            |
| Low level output voltage              | $V_{OLH}$  | $I_O=100mA$                                      |     | 0.15 | 0.22              | V          |

**ELECTRICAL CHARACTERISTICS (continued)**

$V_{DD} = V_{BST}-V_{SW}=12V$ ,  $V_{SS}=V_{SW} = 0V$ ,  $V_{EN}=3.3V$ , No load at DRVH and DRVL,  $T_A= +25^{\circ}C$ , unless otherwise noted.

| Parameter   | Symbol     | Condition   | Min | Typ               | Max               | Units |
|---|------------|---|-----|-------------------|-------------------|-------|
| High level output voltage to rail                         | $V_{OHH}$  | $I_O=-100mA$  |     | 0.45              | 0.6               | V     |
| Peak pull-up current <sup>(7)</sup>                       | $I_{OHH}$  | $V_{DRVH}=0V$ , $V_{BST} - V_{SW} =5V$ <sup>(9)</sup> |     | 0.25              |                   | A     |
|   |            | $V_{DRVH}=0V$ , $V_{DD}=12V$                          |     | 1.5               |                   | A     |
|   |            | $V_{DRVH}=0V$ , $V_{DD}=16V$                          |     | 2.5               |                   | A     |
| Peak pull-down current <sup>(7)</sup>                     | $I_{OLH}$  | $V_{DRVH}=V_{BST} - V_{SW} =5V$ <sup>(9)</sup>        |     | 0.65              |                   | A     |
|   |            | $V_{DRVH}=V_{DD}=12V$                                 |     | 2.5               |                   | A     |
|   |            | $V_{DRVH}=V_{DD}=16V$                                 |     | 3.5               |                   | A     |
| <b>Switching Spec. --- Low Side Gate Driver</b>           |            |   |     |                   |                   |       |
| Turn-off propagation delay<br>INL falling to DRVL falling | $T_{DLFF}$ |   |     | 20                |                   | ns    |
| Turn-on propagation delay<br>INL rising to DRVL rising    | $T_{DLRR}$ |   |     | 20                |                   | ns    |
| DRVL rise time  |            | $C_L=1nF$   |     | 12                |                   | ns    |
| DRVL fall time  |            | $C_L=1nF$   |     | 9                 |                   | ns    |
| <b>Switching Spec. --- Floating Gate Driver</b>           |            |   |     |                   |                   |       |
| Turn-off propagation delay<br>INL falling to DRVH falling | $T_{DHFF}$ |   |     | 20                |                   | ns    |
| Turn-on propagation delay<br>INL rising to DRVH rising    | $T_{DHRR}$ |   |     | 18                |                   | ns    |
| DRVH rise time  |            | $C_L=1nF$   |     | 12                |                   | ns    |
| DRVH fall time  |            | $C_L=1nF$   |     | 9                 |                   | ns    |
| <b>Switching Spec. --- Matching</b>                       |            |   |     |                   |                   |       |
| Floating driver turn-off to low side<br>drive turn-on     | $T_{MON}$  |   |     | 1                 | 5                 | ns    |
| Low side driver turn-off to floating<br>driver turn-on    | $T_{MOFF}$ |   |     | 1                 | 5                 | ns    |
| Minimum input pulse width that<br>changes the output      | $T_{PW}$   |   |     |                   | 50 <sup>(7)</sup> | ns    |
| Bootstrap diode turn-on or turn-off<br>time               | $T_{BS}$   |   |     | 10 <sup>(7)</sup> |                   | ns    |

Note:

- 6) Based on characterization data. Not production tested.
- 7) Guaranteed by design.
- 8) After startup VDD fall to 4.5V
- 9) After startup VBST- VSW fall to 5V



**Figure 1—Timing Diagram**

## PIN FUNCTIONS

| Package Pin # | Name                | Description   |
|---------------|---------------------|---|
| 1             | VDD                 | Supply input. This pin supplies power to all the internal circuitry. A decoupling capacitor to ground must be placed close to this pin to ensure stable and clean supply. |
| 2             | NC                  | No Connection.  |
| 3             | BST                 | Bootstrap. This is the positive power supply for the internal floating high-side MOSFET driver. Connect a bypass capacitor between this pin and SW pin.                   |
| 4             | DRVH                | Floating driver output.   |
| 5             | SW                  | Switching node.   |
| 6             | EN                  | On/off Control.   |
| 7             | INH                 | Control signal input for the floating driver.   |
| 8             | INL                 | Control signal input for the low side driver.   |
| 9             | VSS,<br>Exposed Pad | Chip ground. Connect to Exposed pad to VSS for proper thermal operation.  |
| 10            | DRVL                | Low side driver output.   |

## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{DD} = 12V$ ,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.


**$I_{DDO}$  Operation Current vs. Frequency**



**$I_{BSTO}$  Operation Current vs. Frequency**



**High Level Output Voltage vs. Temperature**




**Low Level Output Voltage vs. Temperature**



**Undervoltage Lockout Threshold vs. Temperature**




**Undervoltage Lockout Hysteresis vs. Temperature**




**Propagation Delay vs. Temperature**



**Bootstrap Diode I-V Characteristics**




**Quiescent Current vs. Voltage**



**TYPICAL PERFORMANCE CHARACTERISTICS** *(continued)*

$V_{DD} = 12V$ ,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.

**Peak Current vs.  $V_{DD}$  Voltage**



**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**
 $V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = +25^\circ C$ , unless otherwise noted.

**Turn-on Propagation Delay**

**Turn-on Propagation Delay**

**Turn-off Protection Delay**

**Turn-off Protection Delay**

**Drive Rise Time (1nF Load)**

**Drive Rise Time (1nF Load)**






**Drive Fall Time (1nF Load)**

**Drive Fall Time (1nF Load)**

**Input Signal Overlap Protection**




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**
 $V_{DD} = 5V$ , after startup  $V_{DD}$  falls to 5V,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.

 **$I_{DDO}$  Operation Current vs. Frequency**

 **$I_{BSTO}$  Operation Current vs. Frequency**

**High Level Output Voltage vs. Temperature**

**Low Level Output Voltage vs. Temperature**

**Propagation Delay vs. Temperature**





**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_{DD} = 5V$ , after startup  $V_{DD}$  falls to 5V,  $V_{SS} = V_{SW} = 0V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.


Turn-on Propagation Delay

Turn-off Propagation Delay

Drive Rise Time (1nF Load)



Drive Fall Time (1nF Load)



BLOCK DIAGRAM



Figure 2—Function Block Diagram

## OPERATION

### Switch Shoot-through Protection

The input signals of INH and INL are controlled independently. Input shoot-through protection circuitry is implemented to prevent shoot-through between the HSFET and LSFET outputs. Only one of the FET drivers can be ON at one time. If both INH and INL are high at the same time, both HSFET and LSFET will be OFF.

### Under Voltage Lock Out

When VDD or BST goes below their respective UVLO thresholds, both DRVH and DRVL outputs will go low to turn off both FETs. Once VDD rises above the UVLO threshold, both DRVH and DRVL will stay low until a rising edge is detected on either INH or INL.

The truth table in Table 1 details the operation of the HSFET and LSFET under different INH, INL and UVLO conditions

**Table1 States of Driver Output under different conditions**

| EN | BST-SW Voltage | V <sub>DD</sub> Voltage | INH              | INL    | DRVH   | DRVL            | UVLO Latch status     | Operating Condition           |                              |
|----|----------------|-------------------------|------------------|--------|--------|-----------------|-----------------------|-------------------------------|------------------------------|
| 0  | X              | X                       | X                | X      | Open   | 200kΩ pull down | X                     | X                             |                              |
| 1  | X              | X                       | 0                | 0      | 0      | 0               | X                     | Normal Operation              |                              |
|    | X              | X                       | 1                | 1      | 0      | 0               | X                     |                               |                              |
|    | X              | Above UVLO              | 0                | 1      | 0      | 1               | Normal                |                               |                              |
|    | Above UVLO     | Above UVLO              | 1                | 0      | 1      | 0               | Normal                |                               |                              |
|    |                | Falls below UVLO        | Above UVLO       | X      | X      | 0               | 0                     | Normal to Tripped             | Normal-to-Tripped Transition |
|    |                | Above UVLO              | Falls below UVLO | X      | X      | 0               | 0                     | Normal to Tripped             |                              |
|    |                | X                       | Above UVLO       | 0 or 1 | 0 or 1 | 0               | 0                     | Tripped                       | When UVLO latch is tripped.  |
|    |                | X                       | Below UVLO       | X      | X      | 0               | 0                     | Tripped                       |                              |
|    |                | X                       | Above UVLO       | 0 to 1 | 0 to 1 | 0               | 0                     | Tripped, Reset by INL & INH   | Tripped to Normal Transition |
|    |                | X                       | Above UVLO       | 1 to 0 | 1      | 0               | 0 to 1                | Tripped, Reset by INH Falling |                              |
|    |                | Below UVLO              | Above UVLO       | 1      | 1 to 0 | 0               | 0                     | Tripped, Reset by INL Falling |                              |
|    |                | Above UVLO              | Above UVLO       | 1      | 1 to 0 | 0 to 1          | 0                     | Tripped, Reset by INL Falling |                              |
|    |                | Below UVLO              | Above UVLO       | 0      | 0 to 1 | 0               | 0 to 1                | Tripped, Reset by INL         |                              |
|    | Below UVLO     | Above UVLO              | 0 to 1           | 0      | 0      | 0               | Tripped, Reset by INH |                               |                              |
|    | Above UVLO     | Above UVLO              | 0 to 1           | 0      | 0 to 1 | 0               | Tripped, Reset by INH |                               |                              |

Note: x = Don't Care.

## APPLICATION INFORMATION

### Reference Design Circuits

#### Half Bridge Motor Driver

In a half-bridge converter topology, the MOSFETs are driven alternately with some dead time. Therefore, INH and INL are driven with

alternating signals from the PWM controller. The input voltage can be up to 100V in this application.




Figure 3—Half-Bridge Motor Driver

**Active-Clamp Forward Converter**

In active-clamp forward converter topology, the MOSFETs are driven alternately. The high-side MOSFET, along with capacitor  $C_{reset}$ , is used to reset the power transformer in a lossless manner.


This topology lends itself well to run at duty cycles exceeding 50%. For these reasons, the input voltage may not be able to run at 100V for this application.



**Figure 4—Active-clamp Forward Converter**

## PACKAGE INFORMATION

### QFN10 (3 × 3 mm)



**TOP VIEW**




**BOTTOM VIEW**




**SIDE VIEW**

**PIN 1 ID OPTION A**  
R0.20 TYP.



**PIN 1 ID OPTION B**  
R0.20 TYP.



**DETAIL A**



**RECOMMENDED LAND PATTERN**

#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
- 5) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».



## JONHON

«JONHON» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

«FORSTAR» (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный)

Факс: 8 (812) 320-03-32

Электронная почта: [ocean@oceanchips.ru](mailto:ocean@oceanchips.ru)

Web: <http://oceanchips.ru/>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А