ANALOG 1550 MHz to 2650 MHz Quadrature Modulator with 2100 MHz to 2600 MHz Frac-N PLL and Integrated VCO

Data Sheet

ADRF6703

FEATURES

IQ modulator with integrated fractional-N PLL RF output frequency range: 1550 MHz to 2650 MHz Internal LO frequency range: 2100 MHz to 2600 MHz Output P1dB: 14.2 dBm @ 2140 MHz Output IP3: 33.2 dBm @ 2140 MHz Noise floor: -159.6 dBm/Hz @ 2140 MHz Baseband bandwidth: 750 MHz (3 dB) SPI serial interface for PLL programming **Integrated LDOs and LO buffer** Power supply: 5 V/240 mA 40-lead 6 mm × 6 mm LFCSP

APPLICATIONS

Cellular communications systems GSM/EDGE, CDMA2000, W-CDMA, TD-SCDMA, LTE **Broadband wireless access systems** Satellite modems

GENERAL DESCRIPTION

The ADRF6703 provides a quadrature modulator and synthesizer solution within a small 6 mm × 6 mm footprint while requiring minimal external components.

The ADRF6703 is designed for RF outputs from 1550 MHz to 2650 MHz. The low phase noise VCO and high performance quadrature modulator make the ADRF6703 suitable for next generation communication systems requiring high signal dynamic range and linearity. The integration of the IQ modulator, PLL, and VCO provides for significant board savings and reduces the BOM and design complexity.

The integrated fractional-N PLL/synthesizer generates a $2 \times f_{LO}$ input to the IQ modulator. The phase detector together with an external loop filter is used to control the VCO output. The VCO output is applied to a quadrature divider. To reduce spurious components, a sigma-delta (Σ - Δ) modulator controls the programmable PLL divider.

The IQ modulator has wideband differential I and Q inputs, which support baseband as well as complex IF architectures. The single-ended modulator output is designed to drive a 50 Ω load impedance and can be disabled.

The ADRF6703 is fabricated using an advanced silicongermanium BiCMOS process. It is available in a 40-lead, exposed-paddle, Pb-free, 6 mm × 6 mm LFCSP package. Performance is specified from -40°C to +85°C. A lead-free evaluation board is available.

Table 1.

Part No.	Internal LO Range	±3 dB RFout Balun Range
ADRF6701	750 MHz	400 MHz
	1150 MHz	1250 MHz
ADRF6702	1550 MHz	1200 MHz
	2150 MHz	2400 MHz
ADRF6703	2100 MHz	1550 MHz
	2600 MHz	2650 MHz
ADRF6704	2500 MHz	2050 MHz
	290 MHz	3000 MHz



FUNCTIONAL BLOCK DIAGRAM

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700 Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1
Applications1
General Description 1
Functional Block Diagram 1
Revision History 2
Specifications
Timing Characteristics6
Absolute Maximum Ratings7
ESD Caution7
Pin Configuration and Function Descriptions
Typical Performance Characteristics10
Theory of Operation16
PLL + VCO
Basic Connections for Operation16
External LO
Loop Filter 17
DAC-to-IQ Modulator Interfacing18
Adding a Swing-Limiting Resistor
IQ Filtering
Baseband Bandwidth 19

REVISION HISTORY

10/11—Rev. A to Rev. B	
Changes to Table 1	1
6/11—Rev. 0 to Rev. A	
Changes to Figure 1	
Changes to Figure 5	
Changes to Figure 17 and Figure 18	

6/11—Revision 0: Initial Version

SPECIFICATIONS

 $V_s = 5 V$; $T_A = 25^{\circ}C$; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency (f_{BB}) = 1 MHz; f_{PFD} = 38.4 MHz; f_{REF} = 153.6 MHz at +4 dBm Re:50 Ω (1 V p-p); 130 kHz loop filter, unless otherwise noted.

Table 2.					
Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
OPERATING FREQUENCY RANGE	IQ modulator (±3 dB RF output range)			2650	MHz
	PLL LO range	2100		2600	MHz
RF OUTPUT = 2140 MHz	RFOUT pin				
Nominal Output Power	Baseband VIQ = 1 V p-p differential		4.95		dBm
IQ Modulator Voltage Gain	RF output divided by baseband input voltage		0.95		dB
OP1dB			14.2		dBm
Carrier Feedthrough			-44.1		dBm
Sideband Suppression			-52.3		dBc
Quadrature Error			+0.0/-0.6		Degrees
I/Q Amplitude Balance			0.04		dB
Second Harmonic	$P_{OUT} - P (f_{LO} \pm (2 \times f_{BB}))$		-63.0		dBc
Third Harmonic	$P_{OUT} - P (f_{LO} \pm (3 \times f_{BB}))$		-52.0		dBc
Output IP2	$f1_{\mbox{\tiny BB}}=3.5$ MHz, $f2_{\mbox{\tiny BB}}=4.5$ MHz, $P_{\mbox{\tiny OUT}}\approx-2$ dBm per tone		70.1		dBm
Output IP3	$f1_{\mbox{\tiny BB}}=3.5$ MHz, $f2_{\mbox{\tiny BB}}=4.5$ MHz, $P_{\mbox{\tiny OUT}}\approx-2$ dBm per tone		33.2		dBm
Noise Floor	I/Q inputs = 0 V differential with 500 mV dc bias, 20 MHz carrier offset		-159.6		dBm/Hz
RF OUTPUT = 2300 MHz	RFOUT pin				
Nominal Output Power	Baseband VIQ = 1 V p-p differential		4.48		dBm
IQ Modulator Voltage Gain	RF output divided by baseband input voltage		0.48		dB
OP1dB			13.5		dBm
Carrier Feedthrough			-46.0		dBm
Sideband Suppression			-44.0		dBc
Quadrature Error			-0.25/-0.98		Degrees
I/Q Amplitude Balance			0.06		dB
Second Harmonic	$P_{OUT} - P (f_{LO} \pm (2 \times f_{BB}))$		-67.0		dBc
Third Harmonic	$P_{OUT} - P (f_{LO} \pm (3 \times f_{BB}))$		-53.0		dBc
Output IP2	$f1_{\mbox{\tiny BB}} = 3.5$ MHz, $f2_{\mbox{\tiny BB}} = 4.5$ MHz, $P_{\mbox{\tiny OUT}} \approx -2$ dBm per tone		68.6		dBm
Output IP3	$f1_{\text{BB}} = 3.5 \text{ MHz}, f2_{\text{BB}} = 4.5 \text{ MHz}, P_{\text{OUT}} \approx -2 \text{ dBm per tone}$		32.7		dBm
Noise Floor	I/Q inputs = 0 V differential with 500 mV dc bias, 20 MHz carrier offset		-159.7		dBm/Hz
RF OUTPUT = 2600 MHz	RFOUT pin				
Nominal Output Power	Baseband VIQ = 1 V p-p differential		2.75		dBm
IQ Modulator Voltage Gain	RF output divided by baseband input voltage		-1.25		dB
OP1dB			11.8		dBm
Carrier Feedthrough			-46.8		dBm
Sideband Suppression			-35.3		dBc
Quadrature Error			0.56/2.3		Degrees
I/Q Amplitude Balance			0.06		dB
Second Harmonic	$P_{OUT} - P (f_{LO} \pm (2 \times f_{BB}))$		-63.0		dBc
Third Harmonic	$P_{OUT} - P (f_{LO} \pm (3 \times f_{BB}))$		-51.0		dBc
Output IP2	$f1_{\text{BB}}$ = 3.5 MHz, $f2_{\text{BB}}$ = 4.5 MHz, $P_{\text{OUT}}\approx-2$ dBm per tone		62.0		dBm
Output IP3	$f1_{BB} = 3.5 \text{ MHz}, f2_{BB} = 4.5 \text{ MHz}, P_{OUT} \approx -2 \text{ dBm per tone})$		29.2		dBm
Noise Floor	I/Q inputs = 0 V differential with 500 mV dc bias, 20 MHz carrier offset		-161.7		dBm/Hz
SYNTHESIZER SPECIFICATIONS	Synthesizer specifications referenced to the modulator output				
Internal LO Range		2100		2600	MHz
Figure of Merit (FOM) ¹			-222.0		dBc/Hz/Hz

REFINENCE CHARACTERISTICS REFIN Input Frequency REFIN Input Application.ce REFIN NUXCOUT prios 12 16 MHz pF REFIN Input Application.ce Plase Detector Frequency MUXCOUT Output Level Low flock detect output selected) 2.7 0.25 V MUXCOUT Dury Cycle Costed focto output selected) 2.7 0.25 V CHARGE PUMP Charge Pump Current Output Compliance Range Programmable to 250 µÅ, 500 µÅ, 750 µÅ, 1000 µÅ 500 µÅ PHASE NOSE (FREQUENCY = 2140 MHz, fers = 38.4 MHz) Closed focto operation (see Figure 35 for loop filter design) 10 48c/hz Integrated Phase Noise Reference Spurs Theta of fistet -105.3 d8c/hz Integrated Phase Noise Reference Spurs Theta fiste -100.0 d8c PHASE NOISE (FREQUENCY = 2300 MHz, fers = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -003.5 d8c/hz 10 MHz offset -102.0 d8c d8c -102.2 d8c/hz 10 MHz offset -102.2 d8c/hz -90.4 d8c -90.4 d8c PHASE NOISE (FREQUENCY = 2300 MHz, fers = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) </th <th>Parameter</th> <th>Test Conditions/Comments</th> <th>Min</th> <th>Τνρ</th> <th>Max</th> <th>Unit</th>	Parameter	Test Conditions/Comments	Min	Τνρ	Max	Unit
NERFN Input Frequency REFN Input Gapaciton 12 160 MHz pf NUMCUT Duty Cycle 20 40 4 CHARGE PUMP Charge Pump Current 20 40 WHz PHASE betCistol Frequency MUXOUT Duty Cycle 20 40 Witz CHARGE PUMP Charge Pump Current Programmable to 250 µA, 500 µA, 750 µA, 1000 µA 500 µA CHARGE PUMP Charge Pump Current Closed loop operation (see Figure 35 for loop filter design) 1 2.8 V PHASE NOSE (FREQUENCY = 2140 MHz, fu- = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) 10 84.6 m/z 105.7 Integrated Phase Noise fire, 3 fire, 1 144.2 to 10 MHz offset -102.3 dBc/Hz Integrated Phase Noise fire, 3 fire, 2 -62.2 dBc dBc NHz to 10 MHz offset -102.0 trms dBc/Hz dBc NHz to 10 MHz offset -102.3 dBc/Hz dBc/Hz Integrated Phase Noise fire, 3 fire, 3 -102.3 dBc/Hz Integrated Phase Noise fire, 3 fire, 4 -102.3 dBc/Hz	REFERENCE CHARACTERISTICS	REFIN, MUXOUT pins		71	-	
BREFN Input Capacitance Phase Detector frequency MUXOUT Output Level Low (lock detect output selected) High (lock detect output selected) 20 40 40 40 MUXOUT Output Level Low (lock detect output selected) 2.7 0.25 V MUXOUT Duty Cycle Forgrammable to 250 µÅ, 500 µÅ, 750 µÅ, 1000 µÅ 50 % CHARGE PUMP Programmable to 250 µÅ, 500 µÅ, 750 µÅ, 1000 µÅ 1 2.8 V PMASE NOISE (FREQUENCY = 2140 MHz, fm = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -105.3 d8c/Hz Integrated Phase Noise fm 2 Hikz to 100 Hz offset -103.1 d8c/Hz d8c/Hz Integrated Phase Noise fm 2 fm 2 -100.1 d8c d8c/Hz PHASE NOISE (FREQUENCY = 2300 MHz, fm = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -102.0 d8c fm 2 Closed loop operation (see Figure 35 for loop filter design) -103.3 d8c/Hz fm 2 Closed loop operation (see Figure 35 for loop filter design) -103.4 d8c/Hz fm 2 Closed loop operation (see Figure 35 for loop filter design) -103.5 d8c/Hz f	REFIN Input Frequency				160	MHz
Phase Desctor Frequency MUXOUT Output Level 20 40 Mtr. MUXOUT Output Level Low (lock detect output selected) 2.7 V MUXOUT Duty Cycle 50 % CHARGE PUMP Charge Pump Current Programmable to 250 µA, 500 µA, 750 µA, 1000 µA 500 µA CHARGE PUMP Charge Pump Current Programmable to 250 µA, 500 µA, 750 µA, 1000 µA 1 2.8 W PHASE NOISE (FREQUENCY = 2140 Mtr, frig = 38.4 Mtr.) Closed loop operation (see Figure 35 for loop filter design) 10 dBc/Hz dBc/Hz Integrated Phase Noise Reference Spurs 1 kHz to 10 MHz integration bandwidth 0.29 ''''''''''''''''''''''''''''''''''''	REFIN Input Capacitance		. –	4		pF
MUX0UT Output Level Low (lock detect output selected) 2.7 0.25 V MUX0UT Duty Cycle High (lock detect output selected) 2.7 50 % CHARGE FUMP Programmable to 250 µA, 500 µA, 750 µA, 1000 µA 500 µA Charge Pump Current Covel loop operation (see Figure 35 for loop filter design) 1 2.8 V PHASE NOISE (FREQUENCY = 2140 MHz, freg = 38.4 MHz) Covel loop operation (see Figure 35 for loop filter design) -105.3 dBc/Hz Integrated Phase Noise 1 NHz offset -103.1 dBc/Hz dBc/Hz Reference Spurs freg/2 10 MHz offset -100.4 dBc/Hz Freg/s 2 dBc/Hz dBc/Hz dBc/Hz dBc/Hz 2300 MHz, freg = 38.4 MHz) 10 MHz offset -101.0 dBc dBc/Hz 2300 MHz, freg = 38.4 MHz) 10 MHz offset -103.5 dBc/Hz dBc/Hz 10 MLZ offset -101.7 dBc dBc/Hz dBc/Hz dBc/Hz 10 MLZ offset -102.2 dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz d	Phase Detector Frequency	20 40			40	MHz
High (lock detect output selected) 2.7 V CHARGE PUMP Programmable to 250 µA, 500 µA, 750 µA, 1000 µA 500 µA CHARGE PUMP Programmable to 250 µA, 500 µA, 750 µA, 1000 µA 500 µA PHASE NOISE (FREQUENCY = 2140 MHz, fm = 38.4 MHz) Costed Graph (Coste quarter) 10 kHz offset -103.1 dBc/Hz 10 kHz offset -101.0 dBc/Hz -103.1 dBc/Hz 10 kHz offset -102.0 dBc/Hz dBc/Hz 10 kHz offset -103.1 dBc/Hz dBc/Hz 11 MHz offset -103.1 dBc/Hz dBc/Hz 10 MHz offset -102.0 dBc/Hz dBc/Hz 10 MHz offset -103.5 dBc/Hz dBc/Hz 10 MHz offset -103.0 dBc/Hz dBc/Hz 10 MHz offset -103.5 dBc/Hz dBc/Hz 10 kHz offset -103.5 dBc/Hz dBc/Hz 10 kHz offset -103.5 dBc/Hz dBc/Hz 10 kHz offset -103.5 dBc/Hz dBc/Hz 10 MHz offset	MUXOUT Output Level	Low (lock detect output selected)			0.25	v
MUX0UT Duty Cycle 50 % CHARGE PUMP Programmable to 250 μA, 500 μA, 750 μA, 1000 μA 500 μA Charge Pump Current 0.000 μA 1 2.8 V PHASE NOISE (FREQUENCY = 2140 MHz, fm = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -105.3 dBc/Hz Integrated Phase Noise Closed loop operation (see Figure 35 for loop filter design) -103.1 dBc/Hz Reference Spurs fm2 1 MHz offset -102.0 dBc fmo X 2 fmo X 3 -90.4 dBc dBc/Hz 2300 MHz, fmo = 38.4 MHz) Closed loop operation see Figure 35 for loop filter design) -110 dBc fmo X 3 -90.4 dBc dBc dBc/Hz dBc/Hz 10 MHz offset -103.5 dBc/Hz dBc/Hz dBc/Hz dBc/Hz 10 MHz offset -103.5 dBc/Hz dBc/Hz dBc/Hz dBc/Hz 10 MHz offset -102.2 dBc/Hz dBc/Hz dBc/Hz dBc/Hz 10 MHz offset -102.2 dBc/Hz dBc/Hz <tdb< td=""><td></td><td>High (lock detect output selected)</td><td>2.7</td><td></td><td></td><td>v</td></tdb<>		High (lock detect output selected)	2.7			v
	MUXOUT Duty Cycle			50		%
Charge Pump Current Output Compliance Range Programmable to 250 μA, 500 μA, 750 μA, 1000 μA 500 μA Dubut Compliance Range Closed loop operation (see Figure 35 for loop filter design) 1 2.8 V PHASE NOISE (FREQUENCY = 2140 MHz, fm = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -103.1 dBc/Hz Integrated Phase Noise 1 MHz offset -103.1 dBc/Hz Integrated Phase Noise 1 MHz offset -110 dBc/Hz Fm ⁻² 1 MHz offset -110 dBc/Hz Integrated Phase Noise 1 KHz to 10 MHz integration bandwidth 0.29 'rms Fm ⁻² 1 MHz offset -102.0 dBc Fm ⁻² -90.4 dBc dBc Fm ⁻² Fm ⁻² X -90.4 dBc Fm ⁻² Fm ⁻² X -90.4 dBc Fm ⁻² X -90.4 dBc dBc Fm ⁻² X -103.5 dBc/Hz dBc/Hz 1 MHz offset -103.5 dBc/Hz dBc/Hz 1 MHz offset -103.5 dBc/Hz d	CHARGE PUMP					
Output Compliance Range12.8PHASE NOISE (FREQUENCY= 2140 Mrtz, fm= 38.4 Mrtz)Closed loop operation (see Figure 35 for loop filter design)	Charge Pump Current	Programmable to 250 μA, 500 μA, 750 μA, 1000 μA		500		μA
PHASE NOISE (FREQUENCY = 2140 MHz, fm = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) - 105.3 dBc/Hz In MHz offset - 102.1 dBc/Hz - 102.3 dBc/Hz Integrated Phase Noise 1 MHz offset - 110.0 dBc/Hz - 102.0 dBc/Hz Reference Spurs 1 MHz offset - 110.0 dBc - 102.0 dBc Fm 2 fm 2 - 90.4 dBc - 90.4 dBc Fm 3 - 90.4 dBc - 90.4 dBc Fm 3 - 90.4 dBc - 90.4 dBc PHASE NOISE (FREQUENCY = 2300 MHz, fm = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) - 102.2 dBc/Hz Integrated Phase Noise 1 0 kHz offset - 102.3 dBc/Hz - 102.3 dBc/Hz Integrated Phase Noise 1 MHz offset - 102.3 dBc/Hz - 102.3 dBc/Hz Integrated Phase Noise 1 MHz offset - 102.3 dBc - 102.3 dBc Integrated Phase Noise 1 MHz offset - 102.3 dBc	Output Compliance Range		1		2.8	v
2140 MHz, fm = 38.4 MHz) 10 Hz offset -105.3 dBc/Hz 10 Mz offset -103.1 dBc/Hz dBc/Hz 10 Mz offset -127.9 dBc/Hz dBc/Hz 10 Mz offset -149.7 dBc/Hz dBc/Hz 10 Mz offset -149.7 dBc/Hz dBc/Hz 10 Mz offset -100.0 dBc dBc/Hz 10 Mz offset -100.0 dBc dBc/Hz 10 Mz offset -100.0 dBc dBc/Hz 10 Mz offset -90.4 dBc dBc 10 Mz offset -90.4 dBc dBc 10 Mz offset -102.0 dBc dBc 2300 MHz, fm = 38.4 MHz) 10 Kz offset -103.5 dBc/Hz 10 Mz offset -102.2 dBc/Hz dBc/Hz 10 Mz offset -102.3 dBc dBc/H	PHASE NOISE (FREQUENCY =	Closed loop operation (see Figure 35 for loop filter design)				
10 kHz offset -105.3 dBc/Hz 100 kHz offset -105.3 dBc/Hz 100 kHz offset -127.9 dBc/Hz 10 MHz offset -100.0 dBc fmo X -87.2 dBc fmo X -87.2 dBc fmo X -90.4 dBc 100 kHz offset -103.5 dBc/Hz 100 kHz offset -103.5 dBc/Hz 100 kHz offset -102.4	2140 MHz, f _{PFD} = 38.4 MHz)					
100 H/z offset -103.1 dBc/Hz 1 MHz offset -119.7 dBc/Hz 10 MHz offset -149.7 dBc/Hz Reference Spurs fm/2 -110 dBc fmo -110 dBc dBc fmo -102.0 dBc dBc fmo -102.0 dBc dBc fmo -99.4 dBc dBc 2300 MHz, fmo = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -102.2 dBc/Hz 10 MHz offset -102.2 dBc/Hz dBc/Hz dBc/Hz 10 MHz offset -102.2 dBc/Hz dBc/Hz dBc/Hz 10 MHz offset -102.3 dBc/Hz dBc/Hz 10 MHz offset -101.7 dBc		10 kHz offset		-105.3		dBc/Hz
Integrated Phase Noise 1 MHz offset -127.9 dBc/Hz Integrated Phase Noise 1 kHz to 10 MHz integration bandwidth 0.29 °rms Reference Spurs fmo/2 -110 dBc fmo -100.0 dBc dBc fmo × 2 -90.4 dBc dBc fmo × 4 -90.4 dBc dBc 10 kHz offset -103.5 dBc/Hz dBc/Hz 10 kHz offset -102.2 dBc/Hz dBc/Hz 10 kHz offset -102.3 dBc/Hz dBc/Hz 10 kHz offset -102.3 dBc/Hz dBc/Hz 10 kHz offset -102.3 dBc/Hz dBc/Hz fmo × 1 1 kHz to 10 MHz integration bandwidth 0.295 °rms		100 kHz offset		-103.1		dBc/Hz
Integrated Phase Noise 1 HHz to 10 MHz integration bandwidth 0.29 \$rms\$ Reference Spurs frms2 -110 dBc frms -102.0 dBc dBc frms -102.0 dBc dBc frms -102.0 dBc dBc frms -99.4 dBc dBc frms × 4 -99.4 dBc dBc 2300 MHz, frmo = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -98.4 dBc/Hz 10 kHz offset -103.5 dBc/Hz dBc/Hz 10 kHz offset -102.2 dBc/Hz 10 kHz offset -104.5 dBc/Hz 10 kHz offset -102.2 dBc/Hz 10 kHz offset -102.3 dBc/Hz 10 kHz offset -102.4 dBc/Hz 10 kHz offset -102.7 dBc/Hz 10 kHz offset -101.7 dBc frox 2 frox 4 -010.1 dBc Frox 3 -92.4 dBc dBc/Hz		1 MHz offset		-127.9		dBc/Hz
Integrated Phase Noise1 kHz to 10 MHz integration bandwidth0.29"msReference Spurs $f_{rro}/2$ $f_{rro}/2$ dBc $f_{ro} \times 3$ -90.4 dBc $PHASE NOISE (FREQUENCY=200 MHz, fron = 38.4 MHz)Oese Figure 35 for loop filter design)Descent and the constraint of the $		10 MHz offset		-149.7		dBc/Hz
Reference Spurs $f_{ro}/2$ $f_{ro} \times 2$ $f_{ro} \times 3$ -110 102.0 dBc 102.0 $f_{ro} \times 2$ $f_{ro} \times 3$ -90.4 dBc $f_{ro} \times 3$ -90.4 dBc $f_{ro} \times 4$ -98.4 dBcPHASE NOISE (FREQUENCY= 2300 MHz, f_{ro} = 38.4 MHz)Closed loop operation (see Figure 35 for loop filter design) -103.5 dBc/Hz10 kHz offset -102.2 dBc/Hz $10 kHz$ offset -102.2 dBc/Hz10 kHz offset -102.2 dBc/Hz $10 kHz$ offset -102.2 dBc/Hz10 kHz offset -102.2 dBc/Hz $10 kHz$ offset -102.3 dBc/Hz10 kHz offset -102.3 dBc/Hz $10 kHz$ offset -102.3 dBc/HzIntegrated Phase Noise1 kHz to 10 MHz integration bandwidth 0.295 $^{\circ}rms$ $f_{ro}/2$ $f_{ro}/2$ $f_{ro}/2$ dBc/Hz -101.1 dBc $f_{ro} \times 3$ -92.4 dBc $f_{ro} \times 4$ -101.1 dBcPHASE NOISE (FREQUENCY= 2600 MHz, $f_{ro} > 4$ -101.1 dBc -100.2 dBc/Hz10 kHz offset -98.8 dBc/Hz -100.2 dBc/Hz10 kHz offset -100.2 dBc/Hz $10 kHz$ offset -92.4 dBc10 kHz offset -100.2 dBc/Hz $10 kHz$ offset -100.2 dBc/Hz10 kHz offset -100.2 dBc/Hz $10 kHz$ offset -100.2 dBc/Hz10 kHz offset -100.2 dBc/Hz $10 kHz$ $10 kHz$ offset -100.2 dBc/Hz	Integrated Phase Noise	1 kHz to 10 MHz integration bandwidth		0.29		°rms
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Reference Spurs	f _{PFD} /2		-110		dBc
Image: Phase Noise (FREQUENCY = 2300 MHz, from > 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -98.4 dBc 2300 MHz, from > 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -103.5 dBc/Hz 100 kHz offset -103.5 dBc/Hz dBc/Hz 100 kHz offset -103.5 dBc/Hz 100 kHz offset -103.5 dBc/Hz 100 kHz offset -149.5 dBc/Hz 10 kHz offset -149.5 dBc/Hz 10 kHz offset -102.3 dBc 10 kHz offset -102.3 dBc 10 kHz offset -102.3 dBc fmx X 3 -92.4 dBc fmx X 3 -92.4 dBc fmx X 4 -101.1 dBc PHASE NOISE (FREQUENCY = 2600 kHz, fmp = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -98.8 dBc/Hz 10 kHz offset -100.2 dBc/Hz -101.1 dBc PHASE NOISE (FREQUENCY = 2600 kHz, fmp = 38.4 MHz) 10 kHz offset -100.2 dBc/Hz 10 kHz offset <		f _{PFD}		-102.0		dBc
$ \begin{vmatrix} f_{rp} \times 3 \\ f_{rp} \times 4 \\ -98.4 \\ \end{vmatrix} \\ 0 \\ PHASE NOISE (FREQUENCY = 2300 MHz, f_{rp} = 38.4 MHz) \\ 2300 MHz, f_{rp} = 38.4 MHz) \\ 10 \\ Hz offset \\ 10 \\ MHz offset \\ 10 \\ MHz offset \\ 10 \\ MHz offset \\ 10 \\ 10 \\ Hz offset \\ 10 \\ Hz \\ Hz 0 \\ Hz \\ Hz 0 \\ Hz \\ Hz 0 \\ Hz \\ Hz$		$f_{PFD} \times 2$		-87.2		dBc
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		f _{PFD} × 3		-90.4		dBc
PHASE NOISE (FREQUENCY = 2300 MHz, frm = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design) -103.5 dBc/Hz 10 kHz offset -102.2 dBc/Hz 10 kHz offset -102.2 dBc/Hz 10 kHz offset -128.4 dBc/Hz 10 kHz offset -149.5 dBc/Hz 10 kHz offset -110.7 dBc 10 kHz offset -110.7 dBc 10 kHz offset -102.3 dBc 10 kHz offset -102.3 dBc 10 kHz offset -102.3 dBc 10 kHz offset -101.1 dBc 10 kHz offset -101.1 dBc 10 kHz offset -100.2 dBc/Hz 10 kHz offset -100.2 dBc/Hz 10 kHz offset -101.1 dBc 10 kHz offset -100.2 dBc/Hz 10 kHz offset -151.0 dBc/Hz 10 kHz offset -151.0 dBc/Hz 10 kHz offset -106.5 dBc 10 kHz offset -102.5 dBc 10 kHz offset -102.5 dBc		f _{PFD} × 4		-98.4		dBc
10 kHz offset -103.5 dBc/Hz 100 kHz offset -102.2 dBc/Hz 100 kHz offset -102.2 dBc/Hz 100 kHz offset -128.4 dBc/Hz 100 kHz offset -149.5 dBc/Hz 100 kHz offset -110.7 dBc 100 kHz offset -110.7 dBc 100 kHz offset -102.3 dBc 100 kHz offset -102.3 dBc 100 kHz offset -102.3 dBc 100 kHz offset -92.4 dBc 100 kHz offset -92.4 dBc 100 kHz offset -100.2 dBc/Hz	PHASE NOISE (FREQUENCY = $2300 \text{ MHz}, f_{PFD} = 38.4 \text{ MHz})$	Closed loop operation (see Figure 35 for loop filter design)				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		10 kHz offset		-103.5		dBc/Hz
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		100 kHz offset		-102.2		dBc/Hz
$ \begin{array}{ c c c c } 10 \text{MHz offset} & -149.5 & dBc/Hz \\ 1 \text{kHz to 10 MHz integration bandwidth} & 0.295 & \circ_{\text{TMS}} \\ f_{FrD}/2 & -110.7 & dBc \\ f_{FrD}/2 & -110.7 & dBc \\ f_{FrD} \times 2 & -85.5 & dBc \\ f_{FrD} \times 2 & -85.5 & dBc \\ f_{FrD} \times 4 & -92.4 & dBc \\ f_{FrD} \times 4 & -92.4 & dBc \\ f_{FrD} \times 4 & -101.1 & dBc \\ \hline \end{array} $		1 MHz offset		-128.4		dBc/Hz
Integrated Phase Noise1 kHz to 10 MHz integration bandwidth 0.295 \circ rmsReference Spurs $f_{PT0}/2$ -110.7 dBc $f_{PT0}/2$ -102.3 dBc $f_{PT0} \times 3$ -92.4 dBc $f_{PT0} \times 3$ -92.4 dBc $f_{PT0} \times 4$ -101.1 dBcPHASE NOISE (FREQUENCY = 2600 MHz, $f_{PT0} = 38.4$ MHz)Closed loop operation (see Figure 35 for loop filter design) -98.8 dBc/Hz0 kHz offset -99.8 dBc/Hz $0 kHz$ offset -100.2 dBc/Hz10 kHz offset -100.2 dBc/Hz $10 kHz$ offset -151.0 dBc/Hz10 kHz offset -151.0 dBc/Hz $10 kHz$ offset -100.5 dBc/Hz10 MHz offset -110.6 dBc $10 kHz$ 60.7 97.8 60.7 Integrated Phase Noise1 kHz to 10 MHz integration bandwidth 0.37 97.7 97.7 Reference Spurs $f_{PT0} \times 4$ $-100.6.5$ dBc $f_{PT0} \times 4$ -100.5 dBc 10.7 92.4 dBc $f_{PT0} \times 4$ -100.5 dBc 10.7 92.4 dBc $f_{PT0} \times 4$ -102.5 dBc 10.7 10.6 dBc		10 MHz offset		-149.5		dBc/Hz
Reference Spurs $f_{PD}/2$ -110.7 dBc f_{PD} $f_{PD}/2$ -102.3 dBc $f_{PD} \times 2$ -102.3 dBc $f_{PD} \times 2$ -92.4 dBc $f_{PD} \times 4$ -101.1 dBcPHASE NOISE (FREQUENCY = 2600 MHz, $f_{PD} = 38.4$ MHz)Closed loop operation (see Figure 35 for loop filter design) -98.8 dBc/Hz10 kHz offset -99.8 dBc/Hz $10 kHz$ offset -100.2 dBc/Hz10 kHz offset -100.2 dBc/Hz $10 kHz$ offset -129.2 dBc/Hz10 kHz offset -151.0 dBc/Hz $10 kHz$ offset -110.6 dBcIntegrated Phase Noise1 kHz to 10 MHz integration bandwidth 0.37 °rmsReference Spurs $f_{PTO} \times 2$ -98.6 dBcdBc $f_{PTO} \times 3$ -106.5 dBcdBc $f_{PTO} \times 4$ -102.5 dBcdBc $f_{PTO} \times 4$ -65 dBc	Integrated Phase Noise	1 kHz to 10 MHz integration bandwidth		0.295		°rms
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Reference Spurs	f _{PFD} /2		-110.7		dBc
Image: https://without.com/set/set/set/set/set/set/set/set/set/set		f _{PFD}		-102.3		dBc
fmp × 3 fmp × 4-92.4 -101.1dBcPHASE NOISE (FREQUENCY = 2600 MHz, fmp = 38.4 MHz)Closed loop operation (see Figure 35 for loop filter design)-98.8 -100.2dBc/Hz10 kHz offset-98.8 100 kHz offset-98.8 -100.2dBc/Hz10 kHz offset-100.2 00 kHz offsetdBc/Hz10 kHz offset-129.2 00 kHz offsetdBc/Hz10 kHz offset-151.0 0 kHz offsetdBc/Hz10 kHz offset-151.0 0 kHz offsetdBc/Hz10 kHz offset-106.5 dBcdBcfmp /2-110.6 fmp /2dBcfmp × 3 fmp × 3 fmp × 4-92.4 -100.5dBcRF OUTPUT HARMONICSMeasured at RFOUT, frequency = 2140 MHz Second harmonic-41 -41 dBcdBcInird harmonic-41 HarmonicdBcLO INPUT/OUTPUT Output Frequency RangeDivide by 2 circuit in LO path enabled Divide by 2 circuit in LO path disabled2100 42002600 5200LO Output Level at 2140 MHz LO Input LevelExternally applied 2× LO, PLL disabled0 dBmdBm 0 0		f _{PFD} × 2		-85.5		dBc
$ \begin{array}{ c c c c c } \hline f_{FFD} \times 4 & -101.1 & dBc \\ \hline \\ \hline PHASE NOISE (FREQUENCY = 2600 MHz, f_{FFD} = 38.4 MHz) \\ \hline \\ 2600 MHz, f_{FFD} = 38.4 MHz) \\ \hline \\ 10 kHz offset & -98.8 & dBc/Hz \\ 100 kHz offset & -100.2 & dBc/Hz \\ 100 kHz offset & -129.2 & dBc/Hz \\ 100 MHz offset & -151.0 & dBc/Hz \\ 100 MHz offset & -151.0 & dBc/Hz \\ 100 MHz offset & -151.0 & dBc/Hz \\ 100 MHz offset & -106.5 & dBc \\ f_{FFD} / 2 & -110.6 & dBc \\ f_{FFD} \times 2 & -28.6 & dBc \\ f_{FFD} \times 3 & -292.4 & dBc \\ f_{FFD} \times 4 & -102.5 & dBc \\ \hline \\ RF OUTPUT HARMONICS & Measured at RFOUT, frequency = 2140 MHz \\ Second harmonic & -65 & dBc \\ \hline \\ LO INPUT/OUTPUT & LOP, LON \\ Output Frequency Range & Divide by 2 circuit in LO path enabled \\ LO Output Level at 2140 MHz \\ 2 \times LO or 1 \times LO mode, into a 50 \Omega load, LO buffer enabled \\ IO linput Level \\ LO Input Level & Externally applied 2 \times LO, PLL disabled & 50 \\ \hline \end{array}$		f _{PFD} × 3		-92.4		dBc
PHASE NOISE (FREQUENCY = 2600 MHz, f _{PFD} = 38.4 MHz) Closed loop operation (see Figure 35 for loop filter design)		f _{PFD} × 4		-101.1		dBc
Integrated Phase Noise10 kHz offset-98.8dBc/HzIntegrated Phase Noise1 MHz offset-100.2dBc/HzIntegrated Phase Noise1 kHz to 10 MHz integration bandwidth0.37°rmsReference Spursfrep/2-110.6dBcfrep/2-110.6.5dBcfrep × 2-88.6dBcfrep × 3-92.4dBcfrep × 4-102.5dBcRE OUTPUT HARMONICSMeasured at RFOUT, frequency = 2140 MHz-41dBcLO INPUT/OUTPUTLOP, LON-65dBcDivide by 2 circuit in LO path enabled21002600MHzLO Output Level at 2140 MHz2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled0.1dBmLO Input ImpedanceExternally applied 2× LO, PLL disabled0dBm	PHASE NOISE (FREQUENCY = 2600 MHz, f _{PFD} = 38.4 MHz)	Closed loop operation (see Figure 35 for loop filter design)				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		10 kHz offset		-98.8		dBc/Hz
I MHz offset-129.2dBc/HzIntegrated Phase Noise1 KHz to 10 MHz integration bandwidth-151.0dBc/HzReference Spurs1 kHz to 10 MHz integration bandwidth0.37°rmsReference Spursfpro/2-110.6dBcfpro<2		100 kHz offset		-100.2		dBc/Hz
Integrated Phase Noise10 MHz offset-151.0dBc/HzIntegrated Phase Noise1 kHz to 10 MHz integration bandwidth0.37°rmsReference SpursfprD/2-110.6dBcfprD<1		1 MHz offset		-129.2		dBc/Hz
Integrated Phase Noise1 kHz to 10 MHz integration bandwidth0.37°rmsReference Spursf _{FFD} /2-110.6dBcf _{FFD} -106.5dBcf _{FFD} × 2-88.6dBcf _{FFD} × 3-92.4dBcf _{FFD} × 4-102.5dBcRF OUTPUT HARMONICSMeasured at RFOUT, frequency = 2140 MHz-41Second harmonic-41dBcThird harmonic-65dBcLO INPUT/OUTPUTLOP, LONDivide by 2 circuit in LO path enabled2100Divide by 2 circuit in LO path disabled42005200LO Input Level at 2140 MHz2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled0.1LO Input LevelExternally applied 2× LO, PLL disabled0dBmLO Input ImpedanceFxternally applied 2× LO, PLL disabled00		10 MHz offset		-151.0		dBc/Hz
Reference Spurs $f_{PFD}/2$ -110.6 dBc f_{PFD} f_{PFD} -106.5 dBc $f_{PFD} \times 2$ -88.6 dBc $f_{PFD} \times 3$ -92.4 dBc $f_{PFD} \times 4$ -102.5 dBcRF OUTPUT HARMONICSMeasured at RFOUT, frequency = 2140 MHz -41 dBcSecond harmonic -41 dBcThird harmonic -65 dBcLO INPUT/OUTPUTLOP, LON -65 dBcDivide by 2 circuit in LO path enabled 2100 2600 MHzDivide by 2 circuit in LO path disabled 4200 5200 MHzLO Output Level at 2140 MHz $2 \times LO \text{ or } 1 \times LO \text{ mode, into a 50 } \Omega \log d, LO buffer enabled0.1dBmLO Input LevelExternally applied 2 \times LO, PLL disabled000$	Integrated Phase Noise	Integrated Phase Noise 1 kHz to 10 MHz integration bandwidth 0.37		0.37		°rms
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Reference Spurs	f _{PFD} /2		-110.6		dBc
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		f _{PFD}		-106.5		dBc
Image: heat shows a start of PFD × 3 fPFD × 4-92.4 -102.5dBcRF OUTPUT HARMONICSMeasured at RFOUT, frequency = 2140 MHz Second harmonic-41 -65dBcLO INPUT/OUTPUTLOP, LON Divide by 2 circuit in LO path enabled Divide by 2 circuit in LO path disabled2100 42002600 5200LO Output Level at 2140 MHz LO Input Level2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 		fpfd × 2		-88.6		dBc
Image: height display="block">fPFD × 4 -102.5 dBc RF OUTPUT HARMONICS Measured at RFOUT, frequency = 2140 MHz -41 dBc Second harmonic -41 dBc Third harmonic -65 dBc LO INPUT/OUTPUT LOP, LON 2100 2600 Divide by 2 circuit in LO path enabled 2100 2600 MHz LO Output Frequency Range Divide by 2 circuit in LO path disabled 4200 5200 MHz LO Output Level at 2140 MHz 2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 0.1 dBm LO Input Level Externally applied 2× LO, PLL disabled 0 dBm		fprd × 3		-92.4		dBc
RF OUTPUT HARMONICS Measured at RFOUT, frequency = 2140 MHz -41 dBc Second harmonic -41 dBc Third harmonic -65 dBc LO INPUT/OUTPUT LOP, LON 2100 2600 Divide by 2 circuit in LO path enabled 2100 5200 MHz LO Output Level at 2140 MHz 2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 0.1 dBm LO Input Level Externally applied 2× LO, PLL disabled 0 dBm		fprd × 4		-102.5		dBc
Second harmonic 41 dBc Third harmonic 65 dBc LO INPUT/OUTPUT LOP, LON 2100 2600 Divide by 2 circuit in LO path enabled 2100 2600 MHz Divide by 2 circuit in LO path disabled 4200 5200 MHz LO Output Level at 2140 MHz 2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 0.1 dBm LO Input Level Externally applied 2× LO, PLL disabled 0 dBm	RF OUTPUT HARMONICS	Measured at RFOUT, frequency = 2140 MHz				
Inird harmonic -65 dBc LO INPUT/OUTPUT LOP, LON 2100 2600 MHz Output Frequency Range Divide by 2 circuit in LO path enabled 2100 2600 MHz LO Output Level at 2140 MHz 2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 0.1 dBm LO Input Level Externally applied 2× LO, PLL disabled 0 dBm LO Input Impedance Externally applied 2× LO, PLL disabled 50 0		Second harmonic		-41		dBc
LO INPUT/OUTPUT LOP, LON 2100 2600 MHz Output Frequency Range Divide by 2 circuit in LO path enabled 2100 5200 MHz Divide by 2 circuit in LO path disabled 4200 5200 MHz LO Output Level at 2140 MHz 2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 0.1 dBm LO Input Level Externally applied 2× LO, PLL disabled 0 dBm		I hird harmonic		-65		dBc
Output Frequency Kange Divide by 2 circuit in LO path enabled 2100 2600 MHz Divide by 2 circuit in LO path disabled 4200 5200 MHz LO Output Level at 2140 MHz 2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 0.1 dBm LO Input Level Externally applied 2× LO, PLL disabled 0 dBm LO Input Impedance Externally applied 2× LO, PLL disabled 50 0		LOP, LON	2100		2600	
LO Output Level at 2140 MHz 2× LO or 1× LO mode, into a 50 Ω load, LO buffer enabled 0.1 dBm LO Input Level Externally applied 2× LO, PLL disabled 0 dBm LO Input Impedance Externally applied 2× LO, PLL disabled 50 0	Output Frequency Range	Divide by 2 circuit in LO path enabled	2100		2600	
LO Gutput Level at 2140 MIZ 2x LO OF 1x LO mode, into a 50 Ω load, LO butter enabled 0.1 dBm LO Input Level Externally applied 2x LO, PLL disabled 0 dBm LO Input Impedance Externally applied 2x LO, PLL disabled 50 0		Divide by 2 circuit in LO path disabled		0.1	5200	IVIHZ dBm
I Q Input Impedance Externally applied 2×1 Q. P11 disabled 50 Q	LO Output Level at 2140 MHZ	2A LO OF TA LO HIOUE, IIILO A 20 12 IOAU, LO DUTTER ENADIED		0.1		dBm
	LO linput level	Externally applied 2×10, FL disabled		50		0

Data Sheet

ADRF6703

Parameter Test Conditions/Comments			Тур	Мах	Unit
BASEBAND INPUTS	IP, IN, QP, QN pins				
l and Q Input DC Bias Level		400	500	600	mV
Bandwidth	$P_{OUT} \approx -7$ dBm, RF flatness of IQ modulator output calibrated out				
	0.5 dB		350		MHz
	3 dB		750		MHz
Differential Input Impedance	Frequency = 1 MHz ²		945		Ω
Differential Input Capacitance	Frequency = 1 MHz ²		1		pF
LOGIC INPUTS	CLK, DATA, LE, ENOP, LOSEL				
Input High Voltage, VINH		1.4		3.3	V
Input Low Voltage, VINL		0		0.7	V
Input Current, IINH/IINL			0.1		μΑ
Input Capacitance, C _{IN}			5		pF
TEMPERATURE SENSOR	VPTAT voltage measured at MUXOUT				
Output Voltage	$T_A = 25^{\circ}C$, RL $\geq 10 \text{ k}\Omega$ (LO buffer disabled)		1.624		V
Temperature Coefficient	$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $RL \ge 10 \text{ k}\Omega$		3.65		mV/°C
POWER SUPPLIES	VCC1, VCC2, VCC3, VCC4, VCC5, VCC6, VCC7				
Voltage Range		4.75	5	5.25	V
Supply Current	Normal Tx mode (PLL and IQMOD enabled, LO buffer disabled)		240		mA
	Tx mode using external LO input (internal VCO/PLL disabled)		134		mA
	Tx mode with LO buffer enabled		290		mA
	Power-down mode		22		μA

¹ The figure of merit (FOM) is computed as phase noise (dBc/Hz) – $10\log 10(f_{PFD}) - 20\log 10(f_{LO}/f_{PFD})$. The FOM was measured across the full LO range, with $f_{REF} = 80$ MHz, f_{REF} power = 10 dBm (500 V/µs slew rate) with a 40 MHz f_{PFD} . The FOM was computed at 50 kHz offset. ² Refer to Figure 40 for plot of input impedance over frequency.

TIMING CHARACTERISTICS

Table 3.

Parameter	Limit	Unit	Test Conditions/Comments
t1	20	ns min	LE to CLK setup time
t ₂	10	ns min	DATA to CLK setup time
t ₃	10	ns min	DATA to CLK hold time
t4	25	ns min	CLK high duration
ts	25	ns min	CLK low duration
t ₆	10	ns min	CLK to LE setup time
t7	20	ns min	LE pulse width



Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage (VCC1 to VCC7)	5.5 V
Digital I/O, CLK, DATA, LE	–0.3 V to +3.6 V
LOP, LON	18 dBm
IP, IN, QP, QN	–0.5 V to +1.5 V
REFIN	–0.3 V to +3.6 V
θ_{JA} (Exposed Paddle Soldered Down) ¹	35°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C

¹ Per JDEC standard JESD 51-2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

	veser iptions	
Pin No.	Mnemonic	Description
1, 10, 17, 22, 27, 29, 34	VCC1, VCC2, VCC3, VCC4, VCC5, VCC6, VCC7	Power Supply Pins. The power supply voltage range is 4.75 V to 5.25 V. Drive all of these pins from the same power supply voltage. Decouple each pin with 100 pF and 0.1 μ F capacitors located close to the pin.
2	DECL1	Decoupling Node for Internal 3.3 V LDO. Decouple this pin with 100 pF and 0.1 μF capacitors located close to the pin.
3	СР	Charge Pump Output Pin. Connect VTUNE to this pin through the loop filter. If an external VCO is being used, connect the output of the loop filter to the VCO's voltage control pin. The PLL control loop should then be closed by routing the VCO's frequency output back into the ADRF6703 through the LON and LOP pins.
4, 7, 11, 15, 20, 21, 23, 25, 28, 30, 31, 35	GND	Ground. Connect these pins to a low impedance ground plane.
24	NC	Do not connect to this pin.
5	RSET	Charge Pump Current. The nominal charge pump current can be set to 250 μ A, 500 μ A, 750 μ A, or 1000 μ A using DB10 and DB11 of Register 4 and by setting DB18 to 0 (CP reference source).
		In this mode, no external RSET is required. If DB18 is set to 1, the four nominal charge pump currents (I _{NOMINAL}) can be externally tweaked according to the following equation:
		$R_{SET} = \left(\frac{217.4 \times I_{CP}}{I_{NOMINAL}}\right) - 37.8\Omega$
		where I _{CP} is the base charge pump current in microamps. For further details on the charge pump current, see the Register 4—PLL Charge Pump, PFD, and Reference Path Control section.
6	REFIN	Reference Input. The nominal input level is 1 V p-p. Input range is 12 MHz to 160 MHz. This pin has high input impedance and should be ac-coupled. If REFIN is being driven by laboratory test equipment, the pin should be externally terminated with a 50 Ω resistor (place the ac-coupling capacitor between the pin and the resistor). When driven from an 50 Ω RF signal generator, the recommended input level is 4 dBm.
8	MUXOUT	Multiplexer Output. This output allows a digital lock detect signal, a voltage proportional to absolute temperature (VPTAT), or a buffered, frequency-scaled reference signal to be accessed externally. The output is selected by programming DB21 to DB23 in Register 4.
9	DECL2	Decoupling Node for 2.5 V LDO. Connect 100 pF, 0.1 μF and 10 μF capacitors between this pin and ground.
12	DATA	Serial Data Input. The serial data input is loaded MSB first with the three LSBs being the control bits.

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
13	CLK	Serial Clock Input. This serial clock input is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. Maximum clock frequency is 20 MHz.
14	LE	Latch Enable. When the LE input pin goes high, the data stored in the shift registers is loaded into one of the six registers, the relevant latch being selected by the first three control bits of the 24-bit word.
16	ENOP	Modulator Output Enable/Disable. See Table 6.
18, 19, 32, 33	QP, QN, IN, IP	Modulator Baseband Inputs. Differential in-phase and quadrature baseband inputs. These inputs should be dc-biased to 0.5 V.
26	RFOUT	RF Output. Single-ended, 50 Ω internally biased RF output. RFOUT must be ac-coupled to its load.
36	LOSEL	LO Select. This digital input pin determines whether the LOP and LON pins operate as inputs or outputs. This pin should not be left floating. LOP and LON become inputs if the LOSEL pin is set low and the LDRV bit of Register 5 is set low. External LO drive must be a 2× LO. In addition to setting LOSEL and LDRV low and providing an external 2× LO, the LXL bit of Register 5 (DB4) must be set to 1 to direct the external LO to the IQ modulator. LON and LOP become outputs when LOSEL is high or if the LDRV bit of Register 5 (DB3) is set to 1. A 1× LO or 2× LO output can be selected by setting the LDIV bit of Register 5 (DB5) to 1 or 0 respectively (see Table 7).
37, 38	LON, LOP	Local Oscillator Input/Output. The internally generated $1 \times LO$ or $2 \times LO$ is available on these pins. When internal LO generation is disabled, an external $1 \times LO$ or $2 \times LO$ can be applied to these pins.
39	VTUNE	VCO Control Voltage Input. This pin is driven by the output of the loop filter. Nominal input voltage range on this pin is 1.3 V to 2.5 V. If the external VCO mode is activated, this pin can be left open.
40	DECL3	Decoupling Node for VCO LDO. Connect a 100 pF capacitor and a 10 μF capacitor between this pin and ground.
	EP	Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane.

Table 6. Enabling RFOUT

ENOP	Register 5 Bit DB6	RFOUT
X ¹	0	Disabled
0	X ¹	Disabled
1	1	Enabled

 1 X = don't care.

Table 7. LO Port Configuration^{1, 2}

LON/LOP Function	LOSEL	Register 5 Bit DB5(LDIV)	Register 5 Bit DB4(LXL)	Register 5 Bit DB3 (LDRV)
Input (2×LO)	0	Х	1	0
Output (Disabled)	0	х	0	0
Output (1×LO)	0	0	0	1
Output (1×LO)	1	0	0	0
Output (1×LO)	1	0	0	1
Output (2× LO)	0	1	0	1
Output (2×LO)	1	1	0	0
Output (2× LO)	1	1	0	1

 1 X = don't care. 2 LOSEL should not be left floating.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5 V$; $T_A = 25^{\circ}$ C; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency (f_{BB}) = 1 MHz; f_{PFD} = 38.4 MHz; f_{REF} = 153.6 MHz at +4 dBm Re:50 Ω (1 V p-p); 130 kHz loop filter, unless otherwise noted.





Figure 6. SSB Output Power, Second- and Third-Order Distortion, Carrier Feedthrough and Sideband Suppression vs. Baseband Differential Input Voltage ($f_{OUT} = 2140 \text{ MHz}$)







Figure 8. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency (f_{LO}) and Power Supply





Data Sheet



Figure 10. Carrier Feedthrough vs. LO Frequency (f_{LO}) and Temperature; Multiple Devices Shown



Figure 11. Sideband Suppression vs. LO Frequency (f_{LO}) and Temperature; Multiple Devices Shown



Figure 12. OIP3 and OIP2 vs. LO Frequency (f_{LO}) and Temperature ($P_{OUT} \approx -2$ dBm per Tone); Multiple Devices Shown



Figure 13. Carrier Feedthrough vs. LO Frequency (fLO) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 14. Sideband Suppression vs. LO Frequency (f₁₀) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 15. Second- and Third-Order Distortion vs. LO Frequency (f_{LO}) and Temperature



Figure 16. Phase Noise vs. Offset Frequency and Temperature, $f_{LO} = 2140 \text{ MHz}$



Figure 17. Phase Noise vs. Offset Frequency and Temperature, $f_{LO} = 2300 \text{ MHz}$



Figure 18. Phase Noise vs. Offset Frequency and Temperature, $f_{LO} = 2600 \text{ MHz}$





Figure 20. Phase Noise vs. LO Frequency at 1 kHz, 100 kHz, and 5 MHz Offsets



Figure 21. Phase Noise vs. LO Frequency at 10 kHz and 1 MHz Offsets

Data Sheet



Figure 22. PLL Reference Spurs vs. LO Frequency (2× PFD and 4× PFD) at Modulator Output



Figure 23. PLL Reference Spurs vs. LO Frequency (0.5× PFD, 1× PFD, and 3× PFD) at Modulator Output





Figure 25. PLL Reference Spurs vs. LO Frequency (2× PFD and 4× PFD) at LO Output



Figure 26. PLL Reference Spurs vs. LO Frequency (0.5× PFD, 2× PFD, and 3× PFD) at LO Output



Figure 27. Open-Loop VCO Phase Noise at 2138.95 MHz, 2306.26 MHz, and 2594.13 MHz



Figure 28. IQ Modulator Noise Floor Cumulative Distributions at 2140 MHz, 2300 MHz, and 2600 MHz



Figure 29. Frequency Deviation from LO Frequency at LO = 2.41 GHz to 2.4 GHz vs. Lock Time



Figure 30. SSB Output Power and LO Feedthrough with RF Output Disabled



Figure 31. VPTAT Voltage vs. Temperature

Data Sheet



Figure 32. Input Return Loss of LO Input (LON, LOP Driven Through MABA-007159 1:1 Balun) and Output Return Loss of RFOUT vs. Frequency



Figure 33. Power Supply Current vs. Frequency and Temperature (PLL and IQMOD Enabled, LO Buffer Disabled)



Figure 34. Smith Chart Representation of RF Output

THEORY OF OPERATION

The ADRF6703 integrates a high performance IQ modulator with a state of the art fractional-N PLL. The ADRF6703 also integrates a low noise VCO. The programmable SPI port allows the user to control the fractional-N PLL functions and the modulator optimization functions. This includes the capability to operate with an externally applied LO or VCO.

The quadrature modulator core within the ADRF6703 is a part of the next generation of industry-leading modulators from Analog Devices, Inc. The baseband inputs are converted to currents and then mixed to RF using high performance NPN transistors. The mixer output currents are transformed to a single-ended RF output using an integrated RF transformer balun. The high performance active mixer core, coupled with the low-loss RF transformer balun results in an exceptional OIP3 and OP1dB, with a very low output noise floor for excellent dynamic range. The use of a passive transformer balun rather than an active output stage leads to an improvement in OIP3 with no sacrifice in noise floor. At 2140 MHz the ADRF6703 typically provides an output P1dB of 14.2 dBm, OIP3 of 33.2 dBm, and an output noise floor of -159.6 dBm/Hz. Typical image rejection under these conditions is -52.3 dBc with no additional I and Q gain compensation.

PLL + VCO

The fractional divide function of the PLL allows the frequency multiplication value from REFIN to the LOP/LON outputs to be a fractional value rather than restricted to an integer as in traditional PLLs. In operation, this multiplication value is INT + (FRAC/MOD) where INT is the integer value, FRAC is the fractional value, and MOD is the modulus value, all of which are programmable via the SPI port. In previous fractional-N PLL designs, the fractional multiplication was achieved by periodically changing the fractional value in a deterministic way. The downside of this was often spurious components close to the fundamental signal. In the ADRF6703, a sigma delta modulator is used to distribute the fractional value randomly, thus significantly reducing the spurious content due to the fractional function.

BASIC CONNECTIONS FOR OPERATION

Figure 35 shows the basic connections for operating the ADRF6703 as they are implemented on the device's evaluation board. The seven power supply pins should be individually decoupled using 100 pF and 0.1 μ F capacitors located as close as possible to the pins. A single 10 μ F capacitor is also recommended. The three internal decoupling nodes (labeled DECL3, DECL2, and DECL1) should be individually decoupled with capacitors as shown in Figure 35.

The four I and Q inputs should be driven with a bias level of 500 mV. These inputs are generally dc-coupled to the outputs of a dual DAC (see the DAC-to-IQ Modulator Interfacing and IQ Filtering sections for more information).

A 1 V p-p (0.353 V rms) differential sine wave on the I and Q inputs results in a single sideband output power of 4.95 dBm (at 2140 MHz) at the RFOUT pin (this pin should be ac-coupled as shown in Figure 35). This corresponds to an IQ modulator voltage gain of 0.95 dB.

The reference frequency for the PLL (typically 1 V p-p between 12 MHz and 160 MHz) should be applied to the REFIN pin, which should be ac-coupled. If the REFIN pin is being driven from a 50 Ω source (for example, a lab signal generator), the pin should be terminated with 50 Ω as shown in Figure 35 (an RF drive level of +4 dBm should be applied). Multiples or fractions of the REFIN signal can be brought back off-chip at the multiplexer output pin (MUXOUT). A lock-detect signal and an analog voltage proportional to the ambient temperature can also be brought out on this pin by setting the appropriate bits on (DB21-DB23) in Register 4 (see the Register Description section).

EXTERNAL LO

The internally generated local oscillator (LO) signal can be brought off-chip as either a $1 \times$ LO or a $2 \times$ LO (via pins LOP and LON) by asserting the LOSEL pin and making the appropriate internal register settings. The LO output must be disabled whenever the RF output of the IQ modulator is disabled.

The LOP and LON pins can also be used to apply an external LO. This can be used to bypass the internal PLL/VCO or if operation using an external VCO is desired. To turn off the PLL Register 6, Bits[20:17] must be zero.



Figure 35. Basic Connections for Operation (Loop Filter Set to 130 kHz)

LOOP FILTER

The loop filter is connected between the CP and VTUNE pins. The return for the loop filter components should be to Pin 40 (DECL3). The loop filter design in Figure 35 results in a 3 dB loop bandwidth of 130 kHz. The ADRF6703 closed loop phase noise was also characterized using a 2.5 kHz loop filter design. The recommended components for both filter designs are shown in Table 8. For assistance in designing loop filters with other characteristics, download the most recent revision of ADIsimPLL[™] from www.analog.com/adisimpll. Operation with an external VCO is possible. In this case, the return for the loop filter components is ground (assuming a ground reference on the external VCO tuning input). The output of the loop filter is connected to the external VCO's tuning pin. The output of the VCO is brought back into the device on the LOP and LON pins (using a balun if necessary).

Table 8. Recommended Loop Filter Components

Component	130 kHz Loop Filter	2.5 kHz Loop Filter
C14	22 pF	0.1 μF
R10	3 kΩ	68 Ω
C15	2.7 nF	4.7 μF
R9	10 kΩ	270 Ω
C13	6.8 pF	47 nF
R65	10 kΩ	0 Ω
C40	22 pF	Open
R37	0 Ω	0 Ω
R11	Open	Open
R12	0 Ω	0 Ω

DAC-TO-IQ MODULATOR INTERFACING

The ADRF6703 is designed to interface with minimal components to members of the Analog Devices, Inc., family of TxDACs^{*}. These dual-channel differential current output DACs provide an output current swing from 0 mA to 20 mA. The interface described in this section can be used with any DAC that has a similar output.

An example of an interface using the AD9122 TxDAC is shown in Figure 36. The baseband inputs of the ADRF6703 require a dc bias of 500 mV. The average output current on each of the outputs of the AD9122 is 10 mA. Therefore, a single 50 Ω resistor to ground from each of the DAC outputs results in an average current of 10 mA flowing through each of the resistors, thus producing the desired 500 mV dc bias for the inputs to the ADRF6703.



Figure 36. Interface Between the AD9122 and ADRF6703 with 50 Ω Resistors to Ground to Establish the 500 mV DC Bias for the ADRF6703 Baseband Inputs

The AD9122 output currents have a swing that ranges from 0 mA to 20 mA. With the 50 Ω resistors in place, the ac voltage swing going into the ADRF6703 baseband inputs ranges from 0 V to 1 V (with the DAC running at 0 dBFS). So the resulting drive signal from each differential pair is 2 V p-p differential with a 500 mV dc bias.

ADDING A SWING-LIMITING RESISTOR

The voltage swing for a given DAC output current can be reduced by adding a third resistor to the interface. This resistor is placed in the shunt across each differential pair, as shown in Figure 37. It has the effect of reducing the ac swing without changing the dc bias already established by the 50 Ω resistors.



Figure 37. AC Voltage Swing Reduction Through the Introduction of a Shunt Resistor Between the Differential Pair

The value of this ac voltage swing limiting resistor(R_{SL} as shown in Figure 37) is chosen based on the desired ac voltage swing and IQ modulator output power. Figure 38 shows the relationship between the swing-limiting resistor and the peak-to-peak ac swing that it produces when 50 Ω bias-setting resistors are used. A higher value of swing-limiting resistor will increase the output power of the ADRF6703 and signal-to-noise ratio (SNR) at the cost if higher intermodulation distortion. For most applications, the optimum value for this resistor will be between 100 Ω and 300 Ω .

When setting the size of the swing-limiting resistor, the input impedance of the I and Q inputs should be taken into account. The I and Q inputs have a differential input resistance of 920 Ω . As a result, the effective value of the swing-limiting resistance is 920 Ω in parallel with the chosen swing-limiting resistor. For example, if a swing-limiting resistance of 200 Ω is desired (based on Figure 37), the value of R_{SL} should be set such that

 $200 \ \Omega = (920 \times R_{SL})/(920 + R_{SL})$

resulting in a value for R_{SL} of 255 Ω .



Figure 38. Relationship Between the AC Swing-Limiting Resistor and the Peak-to-Peak Voltage Swing with 50 Ω Bias-Setting Resistors

Data Sheet

ADRF6703

IQ FILTERING

An antialiasing filter must be placed between the DAC and modulator to filter out Nyquist images and broadband DAC noise. The interface for setting up the biasing and ac swing discussed in the Adding a Swing-Limiting Resistor section, lends itself well to the introduction of such a filter. The filter can be inserted between the dc bias setting resistors and the ac swing-limiting resistor. Doing so establishes the input and output impedances for the filter.

Unless a swing-limiting resistor of 100 Ω is chosen, the filter must be designed to support different source and load impedances. In addition, the differential input capacitance of the I and Q inputs (1 pF) should be factored into the filter design. Modern filter design tools allow for the simulation and design of filters with differing source and load impedances as well as inclusion of reactive load components.

BASEBAND BANDWIDTH

Figure 39 shows the frequency response of the ADRF6703's baseband inputs. This plot shows 0.5 dB and 3 dB bandwidths of 350 MHz and 750 MHz respectively. Any flatness variations across frequency at the ADRF6703 RF output have been calibrated out of this measurement.





Figure 40. Differential Baseband Input R and Input C Equivalents (Shunt R, Shunt C)

DEVICE PROGRAMMING AND REGISTER SEQUENCING

The device is programmed via a 3-pin SPI port. The timing requirements for the SPI port are shown in Table 3 and Figure 2.

Eight programmable registers, each with 24 bits, control the operation of the device. The register functions are listed in Table 9. The eight registers should initially be programmed in reverse order, starting with Register 7 and finishing with Register 0. Once all eight registers have been initially programmed, any of the registers can be updated without any attention to sequencing.

Software is available on the ADRF6703 product page at www.analog.com that allows programming of the evaluation board from a PC running Windows[®] XP or Windows Vista.

To operate correctly under Windows XP, Version 3.5 of Microsoft .NET must be installed. To run the software on a Windows 7 PC, XP emulation mode must be used (using Virtual PC).

Table 9. Register Functions

Eurotion
Function
Integer divide control (for the PLL)
Modulus divide control (for the PLL)
Fractional divide control (for the PLL)
Σ - Δ modulator dither control
PLL charge pump, PFD, and reference path control
LO path and modulator control
VCO control and VCO enable
External VCO enable

08570-014

REGISTER DESCRIPTION REGISTER 0—INTEGER DIVIDE CONTROL (DEFAULT: 0x0001C0)

With Register 0, Bits[2:0] set to 000, the on-chip integer divide control register is programmed as shown in Figure 41.

Divide Mode

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the RF VCO output frequency (f_{VCO}) is calculated by

$$f_{VCO} = 2 \times f_{PFD} \times (INT) \tag{1}$$

where:

 f_{VCO} is the output frequency of the internal VCO.

 f_{PFD} is the frequency of operation of the phase-frequency detector. INT is the integer divide ratio value (21 to 123 in integer mode).

Integer Divide Ratio

The integer divide ratio bits are used to set the integer value in Equation 2. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency. The VCO frequency (fvco) equation is

$$f_{VCO} = 2 \times f_{PFD} \times (INT + (FRAC/MOD))$$
(2)

where:

INT is the preset integer divide ratio value (24 to 119 in fractional mode).

MOD is the preset fractional modulus (1 to 2047).

FRAC is the preset fractional divider ratio value (0 to MOD - 1).

					R	ESERV	ED						DIVIDE MODE		IN	TEGE		DE RATI	o		CON	TROL	BITS
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	0	0	0	0	DM	ID6	ID5	ID4	ID3	ID2	ID1	ID0	C3(0)	C2(0)	C1(0)
													v										
											DM	DIVI	DE MODE			_							
											0	FRA	CTIONAL	(DEFA	ULT)								
											1	INTE	GER										
																							_
											ID6	IDS	5 ID4	ID3	ID	2 11	01	ID0	INTEG	ER DIV	DE RAT	10	
											0	0	1	0	1	0		1	21 (INT	EGER	MODE	ONLY)	
											0	0	1	0	1	1		0	22 (INT	EGER	MODE	ONLY)	
											0	0	1	0	1	1		1	23 (INT	EGER	MODE	ONLY)	
											0	0	1	1	0	0		0	24				
																	. .						
																	. .						
											0	1	1	1	0	0		0	56 (DE	FAULT)			
																	. .						
																	. .						
											1	1	1	0	1	1		1	119				
											1	1	1	1	0	0		0	120 (IN	TEGEF	MODE	ONLY)	
											1	1	1	1	0	0		1	121 (IN	TEGER	MODE	ONLY)	
											1	1	1	1	0	1		0	122 (IN	TEGER	MODE	ONLY)	
											1	1	1	1	0	1		1	123 (IN	TEGER	MODE	ONLY)	

Figure 41. Register 0—Integer Divide Control Register Map

REGISTER 1—MODULUS DIVIDE CONTROL (DEFAULT: 0x003001)

With Register 1, Bits[2:0] set to 001, the on-chip modulus divide control register is programmed as shown in Figure 42.

Modulus Value

The modulus value is the preset fractional modulus ranging from 1 to 2047.

REGISTER 2—FRACTIONAL DIVIDE CONTROL (DEFAULT: 0x001802)

With Register 2, Bits[2:0] set to 010, the on-chip fractional divide control register is programmed as shown in Figure 43.

Fractional Value

The FRAC value is the preset fractional modulus ranging from 0 to <MDR.

				RESE	RVED									MODU	LUS \	/ALU	E				CO	NTROL	BITS
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DE	37 DB	6 DB	5 DB	4 DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	0	MD10 MD9 MD8 MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0									C3(0)	C2(0)	C1(1)		
									MD10	0 MD9 MD8 MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0									MD0	MODU	LUS VA	LUE	
									0	0 0 0 0 0 0 0 0 0 0 1									1	1			

0	0	0	0	0	0	0	0	0	0	1	1	
0	0	0	0	0	0	0	0	0	1	0	2	
												1
1	1	0	0	0	0	0	0	0	0	0	1536 (DEFAULT)	
												1
1	1	1	1	1	1	1	1	1	1	1	2047	

Figure 42	Register	1_Modulus	Divide	Control	Ronictor	Man
1 iyure 42.	negister	i—mouulus	Divide	Control	negister	map

				RESE	RVED									FR/		IAL VAL	UE				CON	TROL	BITS				
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
0	0	0	0	0	0	0	0	0	0	FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	C3(0)	C2(1)	C1(0)				
															Ţ												
									FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	2 FD	01 FI	D0	FRACTIO	ACTIONAL VALU					
									0	0	0	0	0	0	0	0	0	0	0		0						
									0	0	0	0	0	0	0	0	0	0	1		1						
									0	1	1	0	0	0	0	0	0	0	0		768 (DEF	(DEFAULT)					

...

...

...

FRACTIONAL VALUE MUST BE LESS THAN MODULUS.

...

....

....

....

0

....

....

...

....

...

...

...

...

0

...

...

...

....

<MDR

Figure 43. Register 2—Fractional Divide Control Register Map

...

....

...

38570-015

08570-017

REGISTER 3— Σ - Δ MODULATOR DITHER CONTROL (DEFAULT: 0x10000B)

With Register 3, Bits[2:0] set to 011, the on-chip Σ - Δ modulator dither control register is programmed as shown in Figure 44. The recommended and default setting for dither enable is enabled (1).

The default value of the dither magnitude (15) should be set to a recommended value of 1.

The dither restart value can be programmed from 0 to $2^{17} - 1$, though a value of 1 is typically recommended.

		DITH	HER	DITI	HER							DITHE	RRES	TART	VALUE							CONTRO	
		MAGN	TIUDE	ENA	BLE					_													
	DB23	DB22	DB21	DB	320	DB19	DB18 DE	317 DB	16 DB1	5 DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2 DB1	DB0
	0	DITH1	DITH0	DE	EN	DV16	0V15 D\	/14 DV	13 DV1	2 DV11	DV10	DV9	DV8	DV7	DV6	DV5	DV4	DV3	DV2	DV1 [000	C3(0) C2(1) C1(1)
DITH1	DITH0	DITHER	MAGNITU	JDE																			
0	0	15 (DEF/	AULT)																				
0	1	7																					
1	0	3																					
1	1	1 (RECO	MMENDE	D)																			
					¥ .																		
					DEN	DITHE	R ENA	BLE															
				0)	DISAE	BLE																
				1	.	FNAB		AULT.	RECON		-01												
							(-,			1	,								
			D	V16	DV15	DV14	DV13	DV12	DV11	DV10	DV9	DV8	DV7	DV6	DV5	DV4	DV3	DV2	DV1	DV0	DIT	HER RES	TART
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0x0	0001 (DE	AULT)
				. .																			
				. .																			
			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0x1	FFFF	

Figure 44. Register 3— Σ - Δ Modulator Dither Control Register Map

REGISTER 4—PLL CHARGE PUMP, PFD, AND REFERENCE PATH CONTROL (DEFAULT: 0x0AA7E4)

With Register 4, Bits[2:0] set to 100, the on-chip charge pump, PFD, and reference path control register is programmed as shown in Figure 45.

CP Current

The nominal charge pump current can be set to 250 μ A, 500 μ A, 750 μ A, or 1000 μ A using DB10 and DB11 of Register 4 and by setting DB18 to 0 (CP reference source).

In this mode, no external RSET is required. If DB18 is set to 1, the four nominal charge pump currents ($I_{NOMINAL}$) can be externally tweaked according to the following equation:

$$R_{SET} = \left(\frac{217.4 \times I_{CP}}{I_{NOMINAL}}\right) - 37.8\,\Omega\tag{3}$$

where I_{CP} is the base charge pump current in microamps.

The PFD phase offset multiplier ($\theta_{PFD,OFS}$), which is set by Bits[16:12] of Register 4, causes the PLL to lock with a nominally fixed phase offset between the PFD reference signal and the divided-down VCO signal. This phase offset is used to linearize the PFD-to-CP transfer function and can improve fractional spurs. The magnitude of the phase offset is determined by the following equation:

$$|\Delta\Phi|(\deg) = 22.5 \frac{\theta_{PFD,OFS}}{I_{CP,MULT}}$$
(4)

The default value of the phase offset multiplier ($10 \times 22.5^{\circ}$) should be set to a recommended value of $6 \times 22.5^{\circ}$.

This phase offset can be either positive or negative depending on the value of DB17 in Register 4.

The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by $2\times$, $1\times$, $0.5\times$, or $0.25\times$. This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.

The device also has a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode is to provide a lock-detect output to allow the user to verify when the PLL has locked to the target frequency. In addition, several other internal signals can be passed to the MUXOUT pin as described in Figure 35.

Data Sheet



Figure 45. Register 4—PLL Charge Pump, PFD, and Reference Path Control Register Map

8570-019

REGISTER 5—LO PATH AND MODULATOR CONTROL (DEFAULT: 0X0000D5)

With Register 5, Bits[2:0] set to 101, the LO path and modulator control register is programmed as shown in Figure 46.

The modulator output or the complete modulator can be disabled using the modulator bias enable and modulator output enable addresses of Register 5.

The LO port (LOP and LON pins) can be used to apply an external 2× LO (that is, bypass internal PLL) to the IQ modulator. A differential LO drive of 0 dBm is recommended.

The LO port can also be used as an output where a $2 \times LO$ or $1 \times LO$ can be brought out and used to drive another mixer. The nominal output power provided at the LO port is 3 dBm. The mode of operation of the LO port is determined by the status of the LOSEL pin (3.3 V logic) along with the settings in a number of internal registers (see Table 10).

Table 10. LO Port Configuration ¹	, 2
--	-----

LON/LOP Function	LOSEL	Register 5, Bit DB5 (LDIV)	Register 5, Bit DB4 (LXL)	Register 5, Bit DB3 (LDRV)
Input (2×LO)	0	Х	1	0
Output (Disabled)	0	Х	0	0
Output (1×LO)	0	0	0	1
Output (1×LO)	1	0	0	0
Output (1×LO)	1	0	0	1
Output (2×LO)	0	1	0	1
Output (2×LO)	1	1	0	0
Output (2×LO)	1	1	0	1

¹ X = don't care.

² LOSEL should not be left floating.

The internal VCO of the device can also be bypassed. In this case, the charge pump output drives an external VCO through the loop filter. The loop is completed by routing the VCO into the device through the LO port.



Figure 46. Register 5—LO Path and Modulator Control Register Map

REGISTER 6—VCO CONTROL AND VCO ENABLE (DEFAULT: 0X1E2106)

With Register 6, Bits[2:0] set to 110, the VCO control and enable register is programmed as shown in Figure 47.

The VCO tuning band is normally selected automatically by the band calibration algorithm, although the user can directly select the VCO band using Register 6.

The VCO BS SRC bit (DB9) determines whether the result of the calibration algorithm is used to select the VCO band or if the band selected is based on the value in VCO band select (DB8 to DB3).

The VCO amplitude can be controlled through Register 6. The VCO amplitude setting can be controlled between 0 and 63. The default value of 8 should be set to a recommended value of 63.

The internal VCOs can be disabled using Register 6.

The internal charge pump can be disabled through Register 6. By default, the charge pump is enabled.

To turn off the PLL (for example, if the ADRF6703 is being driven by an external LO), set Register 6, Bits[20:17] to zero.

REGISTER 7—EXTERNAL VCO ENABLE

With Register 7, Bits[2:0] set to 111, the external VCO control register is programmed as shown in Figure 48.

The external VCO enable bit allows the use of an external VCO in the PLL instead of the internal VCO. This can be advantageous in cases where the internal VCO is not capable of providing the desired frequency or where the internal VCO's phase noise is higher than desired. By setting this bit (DB22) to 1, and setting Register 6, Bits[15:10] to 0, the internal VCO is disabled, and the output of an external VCO can be fed into the part differentially on Pin 38 and Pin 37 (LOP and LON). Because the loop filter is already external, the output of the loop filter simply needs to be connected to the external VCO's tuning voltage pin.



Figure 47. Register 6—VCO Control and VCO Enable Register Map

RES	EXTERNA VCO ENABLE	L									RESE	RVED								сом	TROL	вітѕ
DB23	DB22	DB21	21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4															DB3	DB2	DB1	DB0	
0	XVCO	0																0	C3(1)	C2(1)	C1(1)	
	•																					
	XVCO	EXTERN	IAL VC	O ENA	BLE]																
	0	INTERN	AL VCO) (DEF	AULT)	1																
	1	EXTERN	IAL VC	0																		
	-					- Fic	nire A	8 Rec	nister	7—Fx	terna	IVCO	Fnahl	e Rea	ister N	<i>lan</i>						

Figure 48. Register /

08570-043

CHARACTERIZATION SETUPS

Figure 49 and Figure 50 show characterization bench setups used to characterize the ADRF6703. The setup shown in Figure 49 was used to do most of the testing. An automated VEE program was used to control equipment over the IEEE bus. The setup was used to measure SSB, OIP2, OIP3, OP1dB, LO, and USB NULL. For phase noise and reference spurs measurements, see the phase noise setup on Figure 50. Phase noise was measured on LO and modulator output.



Figure 49. General Characterization Setup

ADRF670X PHASE NOISE STAND SETUP ALL INSTRUMENTS ARE CONNECTED IN DAISY CHAIN FASHION VIA GBIP CABLE UNLESS OTHERWISE NOTED.



EVALUATION BOARD

Figure 52 shows the schematic of the device's RoHS-compliant evaluation board. This board was designed using Rogers 4350 material to minimize losses at high frequencies. FR4 material would also be adequate but with the slightly higher trace loss of this material.

Whereas the on-board USB interface circuitry of the evaluation board is powered directly from the PC, the main section of the evaluation board requires a separate 5 V power supply.

The evaluation board is designed to operate using the internal VCO (default configuration) of the device or with an external VCO. To use an external VCO, R62 and R12 should be removed. 0 Ω resistors should be placed in R63 and R11. A side-launched SMA connector (Johnson 142-0701-851) must be soldered to the pad labeled VTUNE. The input of the external VCO should be connected to the VTUNE SMA connector and a portion of the VCO's output should be connected to the EXT LO SMA connector. In addition to these hardware changes, internal register settings must also be changed (as detailed in the Register Description section) to enable operation with an external VCO.

Additional configuration options for the evaluation board are described in Table 11.

The serial port of the ADRF6703 can be programmed from a PC's USB port (a USB cable is provided with the evaluation board). The on-board USB interface circuitry can if desired be bypassed by removing the 0 Ω resistors, R15, R17, and R18 (see Figure 52) and driving the ADRF6703 serial interface through the P3 4-pin header (P3 must be first installed, Samtec TSW-104-08-G-S).

EVALUATION BOARD CONTROL SOFTWARE

USB-based programming software is available to download from the ADRF6703 product page at www.analog.com (Evaluation Board Software Rev 6.1.0). To install the software, download and extract the zip file. Then run the following installation file: ADRF6X0X_6p1p0_customer_installer.exe. To operate correctly under Windows XP, Version 3.5 of Microsoft .NET must be installed. To run the software on a Windows 7 PC, XP emulation mode must be used (using Virtual PC).



Figure 51. Control Software Opening Menu

Figure 51 shows the opening window of the software where the user selects the device being programmed. Figure 55 shows a screen shot of the control software's main controls with the default settings displayed. The text box in the bottom left corner provides an immediate indication of whether the software is successfully communicating with the evaluation board. If the evaluation board is connected to the PC via the USB cable provided and the software is successfully communicating with the on-board USB circuitry, this text box shows the following message: **ADRF6X0X eval board connected**.

08570-027



NOTES 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.

Figure 52. Evaluation Board Schematic (Loop Filter Set to 130 kHz)



Figure 53. Evaluation Board Top Layer



Figure 54. Evaluation Board Bottom Layer

Table 11. Evaluation Board Configuration Options

Component	Description	Default Condition/Option
S1, R39, R40	LO select. Switch and resistors to ground LOSEL pin. The LOSEL pin setting in combination with internal register settings, determines whether the LOP/LON pins function as inputs or	Settings
	outputs. With the LOSEL pin grounded, register settings can set the LOP/LON pins to be inputs or outputs.	
EXT LO, T3	LO input/output. An external $1 \times LO$ or $2 \times LO$ can be applied to this single-ended input connector. Alternatively, the internal $1 \times$ or $2 \times LO$ can be brought out on this pin. The differential LO signal on LOP and LON is converted to a single-ended signal using a broadband 1:1 balun (Macom MABA-007159, 4.5 MHz to 3000 MHz frequency range). The balun footprint on the evaluation board is also designed to accommodate Johanson baluns: 3600BL14M050 (1:1, 3.3 GHz to 3.9 GHz) and 3700BL15B050E (1:1, 3.4 GHz to 4 GHz).	T3 = Macom MABA-007159 EXT LO SMA connector = installed
REFIN SMA Connector, R73	Reference input. The input reference frequency for the PLL is applied to this connector. Input resistance is set by R73 (49.9 Ω).	$F_{\text{REFIN}} = 153.6 \text{ MHz}$ R73 = 49.9 Ω
REFOUT SMA Connector, R16	Multiplexer output. The REFOUT connector connects directly to the device's MUXOUT pin. The on-board multiplexer can be programmed to bring out the following signals: REFIN, 2× REFIN, REFIN/2, REFIN/4, Temperature sensor output voltage (VPTAT), Lock detect indicator.	REFOUT SMA connector = open R16 = open
CP Test Point, R38	Charge pump test point. The unfiltered charge pump signal can be probed at this test point. Note that this pin should not be probed during critical measurements such as phase noise.	CP = open R38 = open
C13, C14, C15, C40R9, R10, R37, R65	Loop filter. Loop filter components.	See Table 8
R11, R12, R62, R63, VTUNE SMA Connector	Internal vs. external VCO. When the internal VCO is enabled, the loop filter components connect directly to the VTUNE pin (Pin 39) by installing a 0 Ω resistor in R62. In addition, the loop filter components should be returned to Pin 40 (DECL3) by installing a 0 Ω resistor in R12. To use an external VCO, R62 should be left open. A 0 Ω resistor should be installed in R63, and the voltage input of the VCO should be connected to the VTUNE SMA connector. The output of the VCO is brought back into the PLL via the LO IN/OUT SMA connector. In addition, the loop filter components should be returned to ground by installing a 0 Ω resistor in R11. Loop filter return.	R12 = 0 Ω (0402) R11 = open (0402) R62 = 0 Ω (0402) R63 = open (0402) VTUNE = open
R2	RSET. This pin is unused and should be left open.	R2 = open (0402)
R23, R3	Baseband input termination. Termination resistors for the baseband filter of the DAC can be placed on R23 and R3. In addition to terminating the baseband filters, these resistors also scale down the baseband voltage from the DAC without changing the bias level. These resistors are generally set in the 100 Ω to 300 Ω range.	R3 = R23 = open (0402)
P3 4-Pin Header, R15, R17, R18	USB circuitry bypass. The USB circuitry can be bypassed, allowing for the serial port of the ADRF6703 to be driven directly. P3 (Samtec TSW-104-08-G-S) must be installed, and 0 Ω resistors (R15, R17 and R18) must be removed.	P3 = open R15, R17, R18 = 0 Ω (0402)



Data Sheet

Figure 55. Main Controls of the Evaluation Board Control Software



Figure 56. USB Interface Circuitry on the Customer Evaluation Board

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range (°C)	Package Description	Package Option
ADRF6703ACPZ-R7	–40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-40-1
ADRF6703-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES

Rev. B | Page 36 of 36

www.analog.com

©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08570-0-10/11(B)



Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;

- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);

- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;

- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком):

- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».



«JONHON» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

«FORSTAR» (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный) Факс: 8 (812) 320-03-32 Электронная почта: ocean@oceanchips.ru Web: http://oceanchips.ru/ Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А