

# NHD-0216AW-SB3

## Character OLED Display Module

|       |                          |
|-------|--------------------------|
| NHD-  | Newhaven Display         |
| 0216- | 2 lines x 16 characters  |
| AW-   | Character OLED Module    |
| S-    | Model                    |
| B-    | Blue                     |
| 3-    | 2.4V~5.5V Supply Voltage |

**Newhaven Display International, Inc.**

2661 Galvin Ct.

Elgin IL, 60124

Ph: 847-844-8795

Fax: 847-844-8796

[www.newhavendisplay.com](http://www.newhavendisplay.com)

[nhtech@newhavendisplay.com](mailto:nhtech@newhavendisplay.com)

[nhsales@newhavendisplay.com](mailto:nhsales@newhavendisplay.com)


## Document Revision History

| Revision | Date       | Description     | Changed by |
|----------|------------|-----------------|------------|
| 0        | 07/05/2016 | Initial Release | PB         |

## Functions and Features

- 2 lines x 16 characters
- Built-in LCD comparable controller
- SPI MPU interface
- 2.8V or 5.0V operation
- RoHS compliant
- Slim design
- Breadboard friendly
- Low Power
- Ultra-High Contrast

# Mechanical Drawing



- Notes:
1. Display color: Blue
  2. Display format: 2 lines x 16 characters
  3. Supply Voltage: 2.4V~5.5V
  4. Interface: SPI
  5. Controller: US2066

The drawing contained herein is the exclusive property of Newhaven Display International, Inc. and shall not be copied, reproduced, and/or disclosed in any format without permission.


# Pin Description

## SPI Interface:



| Pin No. | Symbol  | External Connection | Function Description   |
|---------|---------|---------------------|--|
| 1       | GND     | Power Supply        | Ground   |
| 2       | VDD_SEL | Power Supply        | Supply Voltage for Logic Operation<br>VDD_SEL must be No Connect for 5V operation, VDD_SEL=2.8V for low voltage operation. |
| 3       | VDDIO   | Power Supply        | Supply Voltage for Logic I/O<br>VDDIO=5V for 5V operation, VDDIO=2.8V for low voltage operation.                           |
| 4       | SCLK    | MPU                 | Serial Clock signal  |
| 5       | SDI     | MPU                 | Serial Data Input signal   |
| 6       | SDO     | MPU                 | Serial Data Output signal  |
| 7       | /CS     | MPU                 | Active LOW Chip Select signal  |
| 8       | /RES    | MPU                 | Active LOW Reset signal  |

## 5V I/O Regulator Jumper Select

| Solder Jumper Name | 2.8V Operation | 5V Operation |
|--------------------|----------------|--------------|
| SJ1                | Open (default) | Short        |



# Wiring Diagram



## Electrical Characteristics

| Item                        | Symbol               | Condition              | Min.    | Typ. | Max.    | Unit |
|-----------------------------|----------------------|------------------------|---------|------|---------|------|
| Operating Temperature Range | Top                  | Absolute Max           | -40     | -    | +85     | °C   |
| Storage Temperature Range   | Tst                  | Absolute Max           | -40     | -    | +90     | °C   |
| Supply Voltage for Logic    | VDD                  | (2.8V I/O Application) | 2.4     | 2.8  | VDDIO   | V    |
| Supply Voltage for I/O Pins | VDDIO                |                        | 2.4     | 2.8  | 3.6     | V    |
| Supply Voltage for Logic    | VDD                  | (5V I/O Application)   | -       | -    | -       | V    |
| Supply Voltage for I/O Pins | VDDIO                |                        | 4.4     | 5.0  | 5.5     | V    |
| Supply Current              | IDD                  | -                      | -       | 10   | 40      | mA   |
| Sleep Mode Current          | IDD <sub>SLEEP</sub> | -                      | -       | .05  | 1       | mA   |
| "H" Level input             | Vih                  |                        | 0.8*VDD | -    | -       | V    |
| "L" Level input             | Vil                  |                        | -       | -    | 0.2*VDD | V    |
| "H" Level output            | Voh                  |                        | 0.9*VDD | -    | -       | V    |
| "L" Level output            | Vol                  |                        | -       | -    | 0.1*VDD | V    |

## Optical Characteristics

| Item                   | Symbol | Condition                 | Min.     | Typ. | Max. | Unit              |
|------------------------|--------|---------------------------|----------|------|------|-------------------|
| Viewing Angle – Top    |        | Cr ≥ 10,000:1             | 80       | -    | -    | °                 |
| Viewing Angle – Bottom |        |                           | 80       | -    | -    | °                 |
| Viewing Angle – Left   |        |                           | 80       | -    | -    | °                 |
| Viewing Angle – Right  |        |                           | 80       | -    | -    | °                 |
| Contrast Ratio         | Cr     |                           | 10,000:1 | -    | -    | -                 |
| Response Time (rise)   | Tr     | -                         | -        | 10   | -    | us                |
| Response Time (fall)   | Tf     | -                         | -        | 10   | -    | us                |
| Brightness             |        | 50% checkerboard          | 60       | 80   | -    | cd/m <sup>2</sup> |
| Lifetime               |        | Ta=25°C, 50% checkerboard | 25,000   | -    | -    | Hrs               |

**Note:** Lifetime at typical temperature is based on accelerated high-temperature operation. Lifetime is tested at average 50% pixels on and is rated as Hours until **Half-Brightness**. The Display OFF command can be used to extend the lifetime of the display.

Luminance of active pixels will degrade faster than inactive pixels. Residual (burn-in) images may occur. To avoid this, every pixel should be illuminated uniformly.

## Controller Information

Built-in US2066 controller.

Please download specification at [http://www.newhavendisplay.com/app\\_notes/US2066.pdf](http://www.newhavendisplay.com/app_notes/US2066.pdf)

## DDRAM Address

| 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F |
| 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F |

# Table of Commands

| 1. Fundamental Command Set |    |    |    |                  |               |    |    |    |    |    |    |    |     |             |   |
|----------------------------|----|----|----|------------------|---------------|----|----|----|----|----|----|----|-----|-------------|---|
| Command                    | IS | RE | SD | Instruction Code |               |    |    |    |    |    |    |    |     | Description |   |
|                            |    |    |    | D/C#             | R/W#<br>(WR#) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0  |             |   |
| Clear Display              | X  | X  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 1           | Write "20H" to DDRAM and set DDRAM address to "00H" from AC.  |
| Return Home                | X  | 0  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1   | *           | Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.  |
| Entry Mode Set             | X  | 0  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 0  | 0  | 1  | I/D | S           | Assign cursor / blink moving direction with DDRAM address.<br><br>I/D = "1": cursor/ blink moves to right and DDRAM address is increased by 1 (POR)<br><br>I/D = "0": cursor/ blink moves to left and DDRAM address is decreased by 1<br><br>Assign display shift with DDRAM address.<br><br>S = "1": make display shift of the enabled lines by the DS4 to DS1 bits in the shift enable instruction. Left/ right direction depends on I/D bit selection.<br><br>S = "0": display shift disable (POR) |
|                            | X  | 1  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 0  | 0  | 1  | BDC | BDS         | Common bi-direction function.<br>BDC = "0": COM31 -> COM0<br>BDC = "1": COM0 -> COM31<br><br>Segment bi-direction function.<br>BDS = "0": SEG99 -> SEG0,<br>BDS = "1": SEG0 -> SEG99  |
| Display ON / OFF Control   | X  | 0  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 0  | 1  | D  | C   | B           | Set display/cursor/blink ON/OFF<br><br>D = "1": display ON,<br>D = "0": display OFF (POR),<br><br>C = "1": cursor ON,<br>C = "0": cursor OFF (POR),<br><br>B = "1": blink ON,<br>B = "0": blink OFF (POR).  |
| Extended Function Set      | X  | 1  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 0  | 1  | FW | B/W | NW          | Assign font width, black/white inverting of cursor, and 4-line display mode control bit.<br><br>FW = "1": 6-dot font width,<br>FW = "0": 5-dot font width (POR),<br><br>B/W = "1": black/white inverting of cursor enable,<br>B/W = "0": black/white inverting of cursor  |

| 1. Fundamental Command Set                 |    |    |    |                  |               |    |    |    |    |    |     |     |           |             |   |
|--|----|----|----|------------------|---------------|----|----|----|----|----|-----|-----|-----------|-------------|---|
| Command                                    | IS | RE | SD | Instruction Code |               |    |    |    |    |    |     |     |           | Description |   |
|  |    |    |    | D/C#             | R/W#<br>(WR#) | D7 | D6 | D5 | D4 | D3 | D2  | D1  | D0        |             |   |
|  |    |    |    |                  |               |    |    |    |    |    |     |     |           |             | disable (POR)<br><br>NW = "1": 3-line or 4-line display mode<br>NW = "0": 1-line or 2-line display mode   |
| Cursor or Display Shift                    | 0  | 0  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 1  | S/C | R/L | *         | *           | Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.<br><br>S/C = "1": display shift,<br>S/C = "0": cursor shift,<br><br>R/L = "1": shift to right,<br>R/L = "0": shift to left   |
| Double Height (4-line) / Display-dot shift | 0  | 1  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 1  | UD2 | UD1 | *         | DH'         | UD2~1: Assign different doubt height format (POR=11b)<br>Refer to Table 7-2 for details<br><br>DH' = "1": display shift enable<br>DH' = "0": dot scroll enable (POR)  |
| Shift Enable                               | 1  | 1  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 1  | DS4 | DS3 | DS2       | DS1         | DS[4:1]=1111b (POR) when DH' = 1b<br><br>Determine the line for display shift.<br><br>DS1 = "1/0": 1 <sup>st</sup> line display shift enable/disable<br>DS2 = "1/0": 2 <sup>nd</sup> line display shift enable/disable<br>DS3 = "1/0": 3 <sup>rd</sup> line display shift enable/disable<br>DS4 = "1/0": 4 <sup>th</sup> line display shift enable/disable. |
| Scroll Enable                              | 1  | 1  | 0  | 0                | 0             | 0  | 0  | 0  | 0  | 1  | HS4 | HS3 | HS2       | HS1         | HS[4:1]=1111b (POR) when DH' = 0b<br><br>Determine the line for horizontal smooth scroll.<br><br>HS1 = "1/0": 1 <sup>st</sup> line dot scroll enable/disable<br>HS2 = "1/0": 2 <sup>nd</sup> line dot scroll enable/disable<br>HS3 = "1/0": 3 <sup>rd</sup> line dot scroll enable/disable<br>HS4 = "1/0": 4 <sup>th</sup> line dot scroll enable/disable.  |
| Function Set                               | X  | 0  | 0  | 0                | 0             | 0  | 0  | 0  | 1  | *  | N   | DH  | RE<br>(0) | IS          | Numbers of display line, N<br>when N = "1":<br>2-line (NW=0b) / 4-line (NW=1b),<br>when N = "0":<br>1-line (NW=0b) / 3-line (NW=1b)<br><br>DH = "1/0": Double height font control for 2-line mode enable/ disable (POR=0)<br><br>Extension register, RE ("0")<br><br>Extension register, IS   |



| 1. Fundamental Command Set          |    |    |    |                  |               |    |           |           |           |           |           |           |           |   |
|-------------------------------------|----|----|----|------------------|---------------|----|-----------|-----------|-----------|-----------|-----------|-----------|-----------|---|
| Command                             | IS | RE | SD | Instruction Code |               |    |           |           |           |           |           |           |           | Description   |
|                                     |    |    |    | D/C#             | R/W#<br>(WR#) | D7 | D6        | D5        | D4        | D3        | D2        | D1        | D0        |   |
|                                     | X  | 1  | 0  | 0                | 0             | 0  | 0         | 1         | *         | N         | BE        | RE<br>(1) | REV       | CGRAM blink enable<br>BE = 1b: CGRAM blink enable<br>BE = 0b: CGRAM blink disable (POR)<br><br>Extension register, RE ("1")<br><br>Reverse bit<br>REV = "1": reverse display,<br>REV = "0": normal display (POR)  |
| Set CGRAM address                   | 0  | 0  | 0  | 0                | 0             | 0  | 1         | AC5       | AC4       | AC3       | AC2       | AC1       | AC0       | Set CGRAM address in address counter. (POR=00 0000)   |
| Set DDRAM Address                   | X  | 0  | 0  | 0                | 0             | 1  | AC6       | AC5       | AC4       | AC3       | AC2       | AC1       | AC0       | Set DDRAM address in address counter. (POR=000 0000)  |
| Set Scroll Quantity                 | X  | 1  | 0  | 0                | 0             | 1  | *         | SQ5       | SQ4       | SQ3       | SQ2       | SQ1       | SQ0       | Set the quantity of horizontal dot scroll. (POR=00 0000)<br>Valid up to SQ[5:0] = 110000b   |
| Read Busy Flag and Address/ Part ID | X  | X  | 0  | 0                | 1             | BF | AC6 / ID6 | AC5 / ID5 | AC4 / ID4 | AC3 / ID3 | AC2 / ID2 | AC1 / ID1 | AC0 / ID0 | Can be known whether during internal operation or not by reading BF. The contents of address counter or the part ID can also be read. When it is read the first time, the address counter can be read. When it is read the second time, the part ID can be read.<br><br>BF = "1": busy state<br>BF = "0": ready state |
| Write data                          | X  | X  | 0  | 1                | 0             | D7 | D6        | D5        | D4        | D3        | D2        | D1        | D0        | Write data into internal RAM (DDRAM / CGRAM).   |
| Read data                           | X  | X  | 0  | 1                | 1             | D7 | D6        | D5        | D4        | D3        | D2        | D1        | D0        | Read data from internal RAM (DDRAM / CGRAM).  |

| 2. Extended Command Set |          |       |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
|-------------------------|----------|-------|-------|------------------|---------------|---------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|----------|-------|-------|-----|-----|---|-----|-----|---|-----|-----|---|-----|-----|---|---------|-----|-----|---|-----|---|-----|---|-----|---------|
| Command                 | IS       | RE    | SD    | Instruction Code |               |         |                |                |                |                |                |                |                | Description    |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
|                         |          |       |       | D/C#             | R/W#<br>(WR#) | Hex     | D7             | D6             | D5             | D4             | D3             | D2             | D1             |                | D0  |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| Function Selection A    | X        | 1     | 0     | 0                | 0             | 71      | 0              | 1              | 1              | 1              | 0              | 0              | 0              | 1              | A[7:0] = 00h, Disable internal V <sub>DD</sub> regulator at 5V I/O application mode<br><br>A[7:0] = 5Ch, Enable internal V <sub>DD</sub> regulator at 5V I/O application mode (POR)   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
|                         | X        | 1     | 0     | 1                | 0             | A[7:0]  | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| Function Selection B    | X        | 1     | 0     | 0                | 0             | 72      | 0              | 1              | 1              | 1              | 0              | 0              | 1              | 0              | OPR[1:0]: Select the character no. of character generator<br><br><table border="1"> <thead> <tr> <th>OPR[1:0]</th> <th>CGROM</th> <th>CGRAM</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>240</td> <td>8</td> </tr> <tr> <td>01b</td> <td>248</td> <td>8</td> </tr> <tr> <td>10b</td> <td>250</td> <td>6</td> </tr> <tr> <td>11b</td> <td>256</td> <td>0</td> </tr> </tbody> </table><br>ROM[1:0]: Select character ROM<br><br><table border="1"> <thead> <tr> <th>RO[1:0]</th> <th>ROM</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>A</td> </tr> <tr> <td>01b</td> <td>B</td> </tr> <tr> <td>10b</td> <td>C</td> </tr> <tr> <td>11b</td> <td>Invalid</td> </tr> </tbody> </table> | OPR[1:0] | CGROM | CGRAM | 00b | 240 | 8 | 01b | 248 | 8 | 10b | 250 | 6 | 11b | 256 | 0 | RO[1:0] | ROM | 00b | A | 01b | B | 10b | C | 11b | Invalid |
|                         | OPR[1:0] | CGROM | CGRAM |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 00b                     | 240      | 8     |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 01b                     | 248      | 8     |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 10b                     | 250      | 6     |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 11b                     | 256      | 0     |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| RO[1:0]                 | ROM      |       |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 00b                     | A        |       |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 01b                     | B        |       |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 10b                     | C        |       |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| 11b                     | Invalid  |       |       |                  |               |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| X                       | 1        | 0     | 1     | 0                | 0             |         | *              | *              | *              | *              | ROM            | ROM            | OPR            | OPR            |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
| OLED Characterization   | X        | 1     | X     | 0                | 0             | 78 / 79 | 0              | 1              | 1              | 1              | 1              | 0              | 0              | SD             | Extension register, SD<br>SD = 0b: OLED command set is disabled (POR)<br>SD = 1b: OLED command set is enabled<br>Details refer to Table 6-3.  |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |
|                         | X        | 1     | X     | 1                | 0             |         |                |                |                |                |                |                |                |                |   |          |       |       |     |     |   |     |     |   |     |     |   |     |     |   |         |     |     |   |     |   |     |   |     |         |


| 3. OLED Command Set                                 |        |                                |                                  |                  |               |        |                |                |                |                |                |                |                |                |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
|---|--------|--------------------------------|----------------------------------|------------------|---------------|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|--------|----------|----------------------------------|------|-----|--------------------------|------|-----|--------------------------|------|-----|--------------------------------|------|-----|--------------------------|------|-----|---------------------|
| Command   | IS     | RE                             | SD                               | Instruction Code |               |        |                |                |                |                |                |                |                | Description    |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
|   |        |                                |                                  | D/C#             | R/W#<br>(WR#) | Hex    | D7             | D6             | D5             | D4             | D3             | D2             | D1             |                | D0  |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| Set Contrast Control                                | X      | 1                              | 1                                | 0                | 0             | 81     | 1              | 0              | 0              | 0              | 0              | 0              | 0              | 1              | Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases.<br>(POR = 7Fh )   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
|   | X      | 1                              | 1                                | 0                | 0             | A[7:0] | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| Set Display Clock Divide Ratio/Oscillator Frequency | X      | 1                              | 1                                | 0                | 0             | D5     | 1              | 1              | 0              | 1              | 0              | 1              | 0              | 1              | A[3:0]: Define the divide ratio (D) of the display clocks (DCLK):<br>divide ratio = A[3:0] + 1<br>(POR=0000b)<br><br>A[7:4]: Set the Oscillator Frequency, F <sub>OSC</sub> . Oscillator Frequency increases with the value of A[7:4] and vice versa.<br>(POR=0111b)<br><br>Range:0000b~1111b<br>Frequency increases as setting value increases.  |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
|   | X      | 1                              | 1                                | 0                | 0             | A[7:0] | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| Set Phase Length                                    | X      | 1                              | 1                                | 0                | 0             | D9     | 1              | 1              | 0              | 1              | 1              | 0              | 0              | 1              | A[3:0]: Phase 1 period of up to 32 DCLK; clock 0 is an valid entry with 2 DCLK (POR=1000b)<br><br>A[7:4]: Phase 2 period of up to 15 DCLK; clock 0 is invalid entry (POR=0111b)   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
|   | X      | 1                              | 1                                | 0                | 0             | A[7:0] | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| Set SEG Pins Hardware Configuration                 | X      | 1                              | 1                                | 0                | 0             | DA     | 1              | 1              | 0              | 1              | 1              | 0              | 1              | 0              | A[4]=0b, Sequential SEG pin configuration<br>A[4]=1b (POR), Alternative (odd/even) SEG pin configuration<br><br>A[5]=0b (POR), Disable SEG Left/Right remap<br>A[5]=1b, Enable SEG Left/Right remap<br><br>Refer to Table 6-4 for details   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
|   | X      | 1                              | 1                                | 0                | 0             | A[5:4] | 0              | 0              | A <sub>5</sub> | A <sub>4</sub> | 0              | 0              | 0              | 0              |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| Set V <sub>COMH</sub> Deselect Level                | X      | 1                              | 1                                | 0                | 0             | DB     | 1              | 1              | 0              | 1              | 1              | 0              | 1              | 1              | <table border="1"> <thead> <tr> <th>A[6:4]</th> <th>Hex code</th> <th>V<sub>COMH</sub> deselect level</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>00h</td> <td>~ 0.65 x V<sub>CC</sub></td> </tr> <tr> <td>001b</td> <td>10h</td> <td>~ 0.71 x V<sub>CC</sub></td> </tr> <tr> <td>010b</td> <td>20h</td> <td>~ 0.77 x V<sub>CC</sub> (POR)</td> </tr> <tr> <td>011b</td> <td>30h</td> <td>~ 0.83 x V<sub>CC</sub></td> </tr> <tr> <td>100b</td> <td>40h</td> <td>1 x V<sub>CC</sub></td> </tr> </tbody> </table> | A[6:4] | Hex code | V <sub>COMH</sub> deselect level | 000b | 00h | ~ 0.65 x V <sub>CC</sub> | 001b | 10h | ~ 0.71 x V <sub>CC</sub> | 010b | 20h | ~ 0.77 x V <sub>CC</sub> (POR) | 011b | 30h | ~ 0.83 x V <sub>CC</sub> | 100b | 40h | 1 x V <sub>CC</sub> |
|   | A[6:4] | Hex code                       | V <sub>COMH</sub> deselect level |                  |               |        |                |                |                |                |                |                |                |                |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| 000b  | 00h    | ~ 0.65 x V <sub>CC</sub>       |                                  |                  |               |        |                |                |                |                |                |                |                |                |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| 001b  | 10h    | ~ 0.71 x V <sub>CC</sub>       |                                  |                  |               |        |                |                |                |                |                |                |                |                |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| 010b  | 20h    | ~ 0.77 x V <sub>CC</sub> (POR) |                                  |                  |               |        |                |                |                |                |                |                |                |                |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| 011b  | 30h    | ~ 0.83 x V <sub>CC</sub>       |                                  |                  |               |        |                |                |                |                |                |                |                |                |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| 100b  | 40h    | 1 x V <sub>CC</sub>            |                                  |                  |               |        |                |                |                |                |                |                |                |                |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |
| X   | 1      | 1                              | 0                                | 0                | A[6:4]        | 0      | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | 0              | 0              | 0              | 0              | 0              |   |        |          |                                  |      |     |                          |      |     |                          |      |     |                                |      |     |                          |      |     |                     |

| 3. OLED Command Set       |            |                                  |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
|---------------------------|------------|----------------------------------|----|------------------|---------------|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|--------|----------------------------------|-------|----------|-------|-----------|-------|-----------|---|---|-------|------------|-------|------------|
| Command                   | IS         | RE                               | SD | Instruction Code |               |        |                |                |                |                |                |                |                | Description    |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
|                           |            |                                  |    | D/C#             | R/W#<br>(WR#) | Hex    | D7             | D6             | D5             | D4             | D3             | D2             | D1             |                | D0  |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| Function Selection C      | X          | 1                                | 1  | 0                | 0             | DC     | 1              | 1              | 0              | 1              | 1              | 1              | 0              | 0              | Set VSL & GPIO<br><br>Set VSL:<br>A[7] = 0b: Internal VSL (POR)<br>A[7] = 1b: Enable external VSL<br><br>Set GPIO:<br>A[1:0]= 00b represents GPIO pin HiZ, input disabled (always read as low)<br>A[1:0]= 01b represents GPIO pin HiZ, input enabled<br>A[1:0]= 10b represents GPIO pin output Low (RESET)<br>A[1:0]= 11b represents GPIO pin output High   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
|                           | X          | 1                                | 1  | 0                | 0             | A[7:0] | A <sub>7</sub> | 0              | 0              | 0              | 0              | 0              | A <sub>1</sub> | A <sub>0</sub> |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| Set Fade Out and Blinking | X          | 1                                | 1  | 0                | 0             | 23     | 0              | 0              | 1              | 0              | 0              | 0              | 1              | 1              | A[5:4] = 00b Disable Fade Out / Blinking Mode[RESET]<br><br>A[5:4] = 10b Enable Fade Out mode. Once Fade Mode is enabled, contrast decrease gradually to all pixels OFF. Output follows RAM content when Fade mode is disabled.<br><br>A[5:4] = 11b Enable Blinking mode. Once Blinking Mode is enabled, contrast decrease gradually to all pixels OFF and then contrast increase gradually to normal display. This process loop continuously until the Blinking mode is disabled.<br><br>A[3:0] : Set time interval for each fade step<br><br><table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A[3:0]</th> <th>Time interval for each fade step</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>8 Frames</td> </tr> <tr> <td>0001b</td> <td>16 Frames</td> </tr> <tr> <td>0010b</td> <td>24 Frames</td> </tr> <tr> <td>:</td> <td>:</td> </tr> <tr> <td>1110b</td> <td>120 Frames</td> </tr> <tr> <td>1111b</td> <td>128 Frames</td> </tr> </tbody> </table> | A[3:0] | Time interval for each fade step | 0000b | 8 Frames | 0001b | 16 Frames | 0010b | 24 Frames | : | : | 1110b | 120 Frames | 1111b | 128 Frames |
|                           | A[3:0]     | Time interval for each fade step |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| 0000b                     | 8 Frames   |                                  |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| 0001b                     | 16 Frames  |                                  |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| 0010b                     | 24 Frames  |                                  |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| :                         | :          |                                  |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| 1110b                     | 120 Frames |                                  |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| 1111b                     | 128 Frames |                                  |    |                  |               |        |                |                |                |                |                |                |                |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |
| X                         | 1          | 1                                | 0  | 0                | A[5:0]        | *      | *              | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |                |   |        |                                  |       |          |       |           |       |           |   |   |       |            |       |            |

# Timing Characteristics

Serial Interface:

| Symbol     | Parameter                      | Min | Typ | Max | Unit |
|------------|--------------------------------|-----|-----|-----|------|
| $t_c$      | Serial clock cycle time        | 1   | -   | 20  | us   |
| $t_r, t_f$ | Serial clock rise/fall time    | -   | -   | 15  | ns   |
| $t_w$      | Serial clock width (high, low) | 400 | -   | -   | ns   |
| $t_{su1}$  | Chip select setup time         | 60  | -   | -   | ns   |
| $t_{h1}$   | Chip select hold time          | 20  | -   | -   | ns   |
| $t_{su2}$  | Serial input data setup time   | 200 | -   | -   | ns   |
| $t_{h2}$   | Serial input data hold time    | 20  | -   | -   | ns   |
| $t_D$      | Serial output data delay time  | 200 | -   | -   | ns   |
| $t_{DH}$   | Serial output data hold time   | 10  | -   | -   | ns   |



# Built-in Font Tables

ROM A ( ROM[1:0] = [0:0] )

| b7-4<br>3D=0 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|--------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 0000         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0001         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0010         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0011         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0100         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0101         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0110         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0111         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1000         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1001         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1010         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1011         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1100         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1101         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1110         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1111         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |

**ROM B ( ROM[1:0] = [0:1] )**

| 17-0<br>25-0 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|--------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 0000         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0001         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0010         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0011         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0100         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0101         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0110         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0111         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1000         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1001         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1010         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1011         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1100         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1101         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1110         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1111         |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |

ROM C ( ROM[1:0] = [1:0] )

| b7-b0<br>a7-a0 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|----------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 0000           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0001           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0010           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0011           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0100           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0101           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0110           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 0111           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1000           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1001           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1010           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1011           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1100           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1101           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1110           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 1111           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |



## Example Initialization Sequence

---

```
void init()
{
    RES = 1;           //reset HIGH – inactive
    delayms(1);       //delay
    command(0x2A);    //function set (extended command set)
    command(0x71);    //function selection A
    data(0x00);       // disable internal VDD regulator (2.8V I/O). data(0x5C) = enable regulator (5V I/O)
    command(0x28);    //function set (fundamental command set)
    command(0x08);    //display off, cursor off, blink off
    command(0x2A);    //function set (extended command set)
    command(0x79);    //OLED command set enabled
    command(0xD5);    //set display clock divide ratio/oscillator frequency
    command(0x70);    //set display clock divide ratio/oscillator frequency
    command(0x78);    //OLED command set disabled
    command(0x08);    //extended function set (2-lines)
    command(0x06);    //COM SEG direction
    command(0x72);    //function selection B
    data(0x00);       //ROM CGRAM selection
    command(0x2A);    //function set (extended command set)
    command(0x79);    //OLED command set enabled
    command(0xDA);    //set SEG pins hardware configuration
    command(0x00);    //set SEG pins hardware configuration
    command(0xDC);    //function selection C
    command(0x00);    //function selection C
    command(0x81);    //set contrast control
    command(0x7F);    //set contrast control
    command(0xD9);    //set phase length
    command(0xF1);    //set phase length
    command(0xDB);    //set VCOMH deselect level
    command(0x40);    //set VCOMH deselect level
    command(0x78);    //OLED command set disabled
    command(0x28);    //function set (fundamental command set)
    command(0x01);    //clear display
    command(0x80);    //set DDRAM address to 0x00
    command(0x0C);    //display ON
    delayms(100);     //delay
}
```

---

## Example Arduino Code

Please see: [https://github.com/NewhavenDisplay/NHD\\_US2066](https://github.com/NewhavenDisplay/NHD_US2066)

---

## Quality Information

| Test Item                             | Content of Test  | Test Condition  | Note |
|---------------------------------------|--|---|------|
| High Temperature storage              | Test the endurance of the display at high storage temperature.   | +90°C, 240hrs   | 2    |
| Low Temperature storage               | Test the endurance of the display at low storage temperature.  | -40°C , 240hrs  | 1,2  |
| High Temperature Operation            | Test the endurance of the display by applying electric stress (voltage & current) at high temperature.                         | +85°C, 240hrs   | 2    |
| Low Temperature Operation             | Test the endurance of the display by applying electric stress (voltage & current) at low temperature.                          | -40°C, 240hrs   | 1,2  |
| High Temperature / Humidity Operation | Test the endurance of the display by applying electric stress (voltage & current) at high temperature with high humidity.      | +60°C, 90% RH, 240hrs   | 1,2  |
| Thermal Shock resistance              | Test the endurance of the display by applying electric stress (voltage & current) during a cycle of low and high temperatures. | -40°C, 30min -> 25°C, 5min -> 85°C, 30min = 1 cycle<br>100 cycles                 |      |
| Vibration test                        | Test the endurance of the display by applying vibration to simulate transportation and use.                                    | 10-22Hz, 15mm amplitude.<br>22-500Hz, 1.5G<br>30min in each of 3 directions X,Y,Z | 3    |
| Static electricity test               | Test the endurance of the display by applying electric static discharge.   | VS=800V, RS=1.5kΩ, CS=100pF<br>One time   |      |

**Note 1:** No condensation to be observed.

**Note 2:** Conducted after 2 hours of storage at 25°C, 0%RH.

**Note 3:** Test performed on product itself, not inside a container.

**Evaluation Criteria:**

- 1: Display is fully functional during operational tests and after all tests, at room temperature.
- 2: No observable defects.
- 3: Luminance >50% of initial value.
- 4: Current consumption within 50% of initial value

## Precautions for using OLEDs/LCDs/LCMs

See Precautions at [www.newhavendisplay.com/specs/precautions.pdf](http://www.newhavendisplay.com/specs/precautions.pdf)

## Warranty Information and Terms & Conditions

[http://www.newhavendisplay.com/index.php?main\\_page=terms](http://www.newhavendisplay.com/index.php?main_page=terms)

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».



## JONHON

«JONHON» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

«FORSTAR» (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный)

Факс: 8 (812) 320-03-32

Электронная почта: [ocean@oceanchips.ru](mailto:ocean@oceanchips.ru)

Web: <http://oceanchips.ru/>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А