



## USB333x

# Industry's Smallest Hi-Speed USB Transceiver with Single Supply Operation



## PRODUCT FEATURES

Datasheet

- USB-IF Battery Charging 1.2 Specification Compliant
- Link Power Management (LPM) Compliant
- Integrated ESD protection circuits
- Up to  $\pm 25\text{kV}$  IEC Air Discharge without external devices
- Over-Voltage Protection circuit (OVP) protects the VBUS pin from continuous DC voltages up to 30V
- Integrated USB Switch (USB3331, USB3336, and USB3338)
  - No degradation of Hi-Speed electrical characteristics
  - Allows single USB port of connection by providing switching function for:
    - Battery charging
    - Stereo and mono/mic audio
    - USB Full-Speed/Low-Speed data
- SMSC RapidCharge Anywhere™ Provides:
  - 3-times the charging current through a USB port over traditional solutions
  - USB-IF Battery Charging 1.2 compliance to any portable device
  - Charging current up to 1.5Amps via compatible USB host or dedicated charger
  - Dedicated Charging Port (DCP), Charging (CDP) & Standard (SDP) Downstream Port support
- flexPWR® Technology
  - Extremely low current design ideal for battery powered applications
  - “Sleep” mode tri-states all ULPI pins and places the part in a low current state
  - 1.8V to 3.3V IO Voltage (USB3333)
- Single Power Supply Operation
  - Integrated 1.8V regulator
  - Integrated battery to 3.3V regulator
    - 100mV dropout voltage
- PHYBoost
  - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense™
  - Programmable USB receiver sensitivity
- “Wrapper-less” design for optimal timing performance and design ease
  - Low Latency Hi-Speed Receiver (43 Hi-Speed clocks Max) allows use of legacy UTMI Links with a ULPI bridge
- External Reference Clock operation available
  - ULPI Clock In Mode (60MHz sourced by Link)
  - 0 to 3.6V input drive tolerant
  - Able to accept “noisy” clock sources as reference to internal, low-jitter PLL
  - USB3330 and USB3333 support multiple frequencies
- Smart detection circuits allow identification of USB charger, headset, or data cable insertion
- Includes full support for the optional On-The-Go (OTG) protocol detailed in the On-The-Go Supplement Revision 2.0 specification
- Supports the OTG Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
- UART mode for non-USB serial data transfers
- Internal 5V cable short-circuit protection of ID, DP and DM lines to VBUS or ground
- Industrial Operating Temperature  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- 25 ball, WLCSP lead-free RoHS Compliant package (1.97 x 1.97 x 0.53 mm height)

## Applications

The USB333x is the solution of choice for any application where a Hi-Speed USB connection is desired and when board space, power, and interface pins must be minimized.

- Cell Phones
- PDAs
- MP3 Players
- GPS Personal Navigation
- Scanners
- External Hard Drives
- Digital Still and Video Cameras
- Portable Media Players
- Entertainment Devices
- Printers
- Set Top Boxes
- Video Record/Playback Systems
- IP and Video Phones
- Gaming Consoles

## Datasheet

## Order Numbers:

ORDER NUMBER	REFCLK FREQUENCY (Note 0.1)	PACKAGE TYPE	REEL SIZE
USB3330E-GL-TR	Selectable See Table 5.2	25 Ball, WLCSP Lead-Free RoHS Compliant Package (tape and reel)	3,000 pieces
USB3331E-GL-TR	26MHz		
USB3333E-GL-TR	Selectable See Table 5.3		
USB3336E-GL-TR	19.2MHz		
USB3338E-GL-TR	38.4MHz		

**Note 0.1** All versions support ULPI Clock Input Mode (60MHz input at REFCLK)

**This product meets the halogen maximum concentration values per IEC61249-2-21**

**For RoHS compliance and environmental information, please visit [www.smssc.com/rohs](http://www.smssc.com/rohs)**

*Please contact your SMSC sales representative for additional documentation related to this product such as application notes, anomaly sheets, and design guidelines.*

Copyright © 2012 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smssc.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

The Microchip name and logo, and the Microchip logo are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

**SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**

## **0.1 Reference Documents**

UTMI+ Low Pin Interface (ULPI) Specification, Revision 1.1

Universal Serial Bus Specification, Revision 2.0

On-The-Go Supplement to the USB2.0 Specification, Revision 1.3

On-The-Go Supplement to the USB2.0 Specification, Revision 2.0

USB Battery Charging Specification, Revision 1.2

## Table of Contents

0.1	Reference Documents	3
<hr/>		
<b>Chapter 1</b>	<b>General Description</b>	<b>8</b>
<hr/>		
<b>Chapter 2</b>	<b>USB333x Pin Locations and Definitions</b>	<b>12</b>
2.1	USB333x Ball Locations and Descriptions	12
2.1.1	Package Diagram with Ball Locations	12
2.1.2	Ball Definitions	14
<hr/>		
<b>Chapter 3</b>	<b>Limiting Values</b>	<b>20</b>
3.1	Absolute Maximum Ratings	20
3.2	Recommended Operating Conditions	20
<hr/>		
<b>Chapter 4</b>	<b>Electrical Characteristics</b>	<b>22</b>
4.1	Operating Current	22
4.2	Clock Specifications	23
4.3	ULPI Interface Timing	23
4.4	Digital IO Pins	24
4.5	DC Characteristics: Analog I/O Pins	25
4.6	Dynamic Characteristics: Analog I/O Pins	27
4.7	VBUS Electrical Characteristics	27
4.8	ID Electrical Characteristics	28
4.9	USB Audio Switch Characteristics	28
4.10	USB Charger Detection Characteristics	28
4.11	Regulator Output Voltages and Capacitor Requirement	29
4.12	ESD and Latch-Up Performance	29
<hr/>		
<b>Chapter 5</b>	<b>Architecture Overview</b>	<b>31</b>
5.1	ULPI Digital Operation and Interface	33
5.2	USB 2.0 High Speed Transceiver	33
5.2.1	USB Transceiver	33
5.2.2	Termination Resistors	34
5.3	Bias Generator	36
5.4	Integrated Low Jitter PLL	36
5.4.1	REFCLK Frequency Selection	36
5.4.2	REFCLK Amplitude	38
5.4.3	REFCLK Jitter	39
5.4.4	REFCLK Enable/Disable	39
5.5	Internal Regulators and POR	39
5.5.1	Integrated Low Dropout Regulators	39
5.5.2	Power On Reset (POR)	40
5.5.3	Recommended Power Supply Sequence	40
5.5.4	Start-Up	41
5.6	USB On-The-Go (OTG)	42
5.6.1	ID Resistor Detection	42
5.6.2	VBUS Monitoring and VBUS Pulsing	45
5.6.3	Driving External VBUS	48
5.7	USB UART Support	48
5.8	USB Charger Detection Support	48
5.8.1	Active Analog Charger Detection	49
5.8.2	Resistive Charger Detection	50

5.9	USB Audio Support (USB3331, USB3336, and USB3338)	50
<hr/>		
<b>Chapter 6</b>	<b>ULPI Operation</b>	<b>52</b>
6.1	ULPI Introduction	52
6.1.1	ULPI Interface Signals	53
6.1.2	ULPI Interface Timing in Synchronous Mode	54
6.2	ULPI Register Access	54
6.2.1	Transmit Command Byte (TX CMD)	55
6.2.2	ULPI Register Write	55
6.2.3	ULPI Register Read	57
6.3	USB333x Receiver	58
6.3.1	ULPI Receive Command (RX CMD)	58
6.3.2	USB Receiver	62
6.4	USB333x Transmitter	63
6.4.1	USB333x Host Features	63
6.4.2	Typical USB Transmit with ULPI	64
6.5	Low Power Mode	65
6.5.1	Entering Low Power/Suspend Mode	66
6.5.2	Exiting Low Power Mode	67
6.5.3	Link Power Management (LPM)	67
6.5.4	Interface Protection	68
6.5.5	Minimizing Current in Low Power Mode	69
6.6	Full Speed/Low Speed Serial Modes	69
6.6.1	3-Pin FS/LS Serial Mode	69
6.6.2	6-Pin FS/LS Serial Mode	70
6.7	Carkit Mode	70
6.7.1	Entering USB UART Mode	71
6.7.2	USB Audio Mode (USB3331, USB3336, and USB3338)	72
6.8	RID Converter Operation	72
6.9	Headset Audio Mode	72
<hr/>		
<b>Chapter 7</b>	<b>ULPI Register Map</b>	<b>74</b>
7.1	ULPI Register Array	74
7.1.1	ULPI Register Set	75
7.1.2	Carkit Control Registers	81
7.1.3	Vendor Register Access	84
<hr/>		
<b>Chapter 8</b>	<b>Application Notes</b>	<b>88</b>
8.1	Application Diagram	88
8.2	USB Charger Detection	91
8.3	Reference Designs	91
8.4	ESD Performance	91
8.4.1	Human Body Model (HBM) Performance	92
8.4.2	EN/IEC 61000-4-2 Performance	92
<hr/>		
<b>Chapter 9</b>	<b>Package Outlines, Tape &amp; Reel Drawings, Package Marking</b>	<b>93</b>
<hr/>		
<b>Chapter 10</b>	<b>Datasheet Revision History</b>	<b>98</b>

## List of Figures

Figure 1.1	Block Diagram (USB3331, USB3336, and USB3338)	9
Figure 1.2	Block Diagram (USB3330)	10
Figure 1.3	Block Diagram (USB3333)	10
Figure 2.1	USB3331, USB3336, and USB3338 Ball Locations - Top View	12
Figure 2.2	USB3330 Ball Locations - Top View	13
Figure 2.3	USB3333 Ball Locations - Top View	13
Figure 5.1	USB333x System Diagram (USB3331, USB3336, and USB3338)	31
Figure 5.2	USB333x System Diagram (USB3330)	32
Figure 5.3	USB333x System Diagram (USB3333)	33
Figure 5.6	Configuring the USB333x for ULPI Clock Output Mode	37
Figure 5.7	Configuring the USB333x for ULPI Clock Input Mode	38
Figure 5.8	Example of circuit used to shift a reference clock common-mode voltage level	38
Figure 5.9	Powering the USB333x from VBUS	40
Figure 5.11	ULPI Start-up Timing	42
Figure 5.12	USB333x ID Resistor Detection Circuitry	43
Figure 5.13	USB333x OTG VBUS Block	45
Figure 5.15	USB Charger Detection Block Diagram	49
Figure 6.1	ULPI Digital Block Diagram	52
Figure 6.2	ULPI Single Data Rate Timing Diagram in Synchronous Mode	54
Figure 6.3	ULPI Register Write in Synchronous Mode	56
Figure 6.4	ULPI Extended Register Write in Synchronous Mode	57
Figure 6.5	ULPI Register Read in Synchronous Mode	57
Figure 6.6	ULPI Extended Register Read in Synchronous Mode	58
Figure 6.7	ULPI RXCMD Timing	59
Figure 6.8	ULPI Receive in Synchronous Mode	62
Figure 6.9	ULPI Transmit in Synchronous Mode	64
Figure 6.10	LPM Token Transmit	65
Figure 6.11	Entering Low Power Mode from Synchronous Mode	66
Figure 6.13	Exiting Low Power Mode	67
Figure 8.1	USB333x Device Application Diagram (Configured for ULPI Clock Output Mode)	89
Figure 8.2	USB3330 OTG Application Diagram (Configured for ULPI Clock Input Mode)	90
Figure 8.3	USB3333 Host Application Diagram (Configured for ULPI Clock Output Mode)	91
Figure 9.1	25WLCSP, 1.97x1.97mm Body, 0.4mm Pitch	93
Figure 9.2	25WLCSP, 1.97x1.97 Tape and Reel	94
Figure 9.3	25WLCSP, 1.97x1.97 Reel Dimensions	95
Figure 9.4	25WLCSP, 1.97x1.97 Tape Sections	96
Figure 9.5	Reflow Profile and Critical Parameters for Lead-free (SnAgCu) Solder	96
Figure 9.6	Package Marking	97

## List of Tables

Table 2.1	USB3331, USB3336, and USB3338 Pin Description	14
Table 2.2	USB3330 Pin Description	15
Table 2.3	USB3333 Pin Description	17
Table 3.1	Absolute Maximum Ratings	20
Table 3.2	Recommended Operating Conditions	20
Table 4.1	Operating Current (USB3330, USB3331, USB3336, and USB3338)	22
Table 4.2	Operating Current (USB3333)	22
Table 4.3	Clock Specifications	23
Table 4.4	ULPI Interface Timing (USB333x)	23
Table 4.5	Digital IO Characteristics: RESETB, STP, DIR, NXT, DATA[7:0], and REFCLK Pins	24
Table 4.6	DC Characteristics: Analog I/O Pins (DP/DM)	25
Table 4.7	Dynamic Characteristics: Analog I/O Pins (DP/DM)	27
Table 4.8	VBUS Electrical Characteristics	27
Table 4.9	ID Electrical Characteristics	28
Table 4.10	USB Audio Switch Characteristics	28
Table 4.11	USB Charger Detection Characteristics	28
Table 4.12	Regulator Output Voltages and Capacitor Requirement	29
Table 4.13	ESD and Latch-Up Performance	29
Table 5.1	DP/DM Termination vs. Signaling Mode	34
Table 5.2	REF[1:0] vs. required frequency at REFCLK (USB3330)	36
Table 5.3	REF[0] vs. required frequency at REFCLK (USB3333)	37
Table 5.4	Operating Mode vs. Power Supply Configuration	41
Table 5.5	Valid Values of ID Resistance to Ground	44
Table 5.6	IdGnd and IdFloat vs. ID Resistance to Ground	44
Table 5.7	External VBUS Indicator Logic	46
Table 5.8	Required RVBUS Resistor Value	48
Table 5.9	USB Charger Setting vs. Modes	50
Table 5.10	USB Weak Pull-up Enable	50
Table 6.1	ULPI Interface Signals	53
Table 6.2	ULPI TX CMD Byte Encoding	55
Table 6.3	ULPI RX CMD Encoding	60
Table 6.4	USB Linestate Decoding in FS and LS Mode	61
Table 6.5	USB Linestate Decoding in HS Mode	61
Table 6.6	USB Linestate Decoding in HS Chirp Mode	61
Table 6.7	Interface Signal Mapping During Low Power Mode	66
Table 6.8	Pin Definitions in 3 pin Serial Mode	69
Table 6.9	Pin Definitions in 6 pin Serial Mode	70
Table 6.10	Pin Definitions in CarKit Mode	71
Table 6.11	ULPI Register Programming Example to Enter UART Mode	71
Table 6.12	ULPI Register Programming Example to Enter Audio Mode	72
Table 6.13	Pin Definitions in Headset Audio Mode	73
Table 7.1	ULPI Register Map	74
Table 8.1	Component Values in Application Diagrams	88
Table 8.2	Capacitance Values at VBUS of USB Connector	88
Table 10.1	Customer Revision History	98

## Chapter 1 General Description

SMSC's USB333x is a family of High Speed USB 2.0 Transceivers that provides a physical layer (PHY) solution well-suited for portable electronic devices. Both commercial and industrial temperature applications are supported.

Each model in the USB333x family may use a 60MHz reference clock or the model-number specific reference clock shown in [Order Numbers](#): on page 2. The USB3330 and USB3333 can support several different frequencies driven on the **REFCLK** pin. The configuration of the frequency selection pins set the desired reference frequency.

Several advanced features make the USB333x the transceiver of choice by reducing both eBOM part count and printed circuit board (PCB) area. Outstanding ESD robustness eliminates the need for external ESD protection devices in typical applications. The internal Over-Voltage Protection circuit (OVP) protects the USB333x from voltages up to 30V on the **VBUS** pin. By using a reference clock from the Link, the USB333x removes the cost of a dedicated crystal reference from the design. The USB333x includes integrated 3.3V and 1.8V regulators, making it possible to operate the device from a single power supply.

The USB333x is optimized for use in portable applications where a low operating current and standby current is essential. The USB333x also supports the Link Power Management protocol (LPM) to further reduce USB operating currents.

The USB333x also includes integrated battery charger detection circuitry. These circuits are used to detect the attachment of a USB Charger as described in [Section 5.8](#). By sensing the attachment to a USB Charger, a product using the USB333x can draw more than 500mA from the USB connector.

The USB333x meets all of the electrical requirements for a High Speed USB Host, Device, or an On-the-Go (OTG) transceiver. In addition to the supporting USB signaling, the USB333x also provides USB UART mode and, in versions with the integrated USB switch, USB Audio mode.

USB333x uses the industry standard UTMI+ Low Pin Interface (ULPI) to connect the USB PHY to the Link. ULPI uses a method of in-band signaling and status byte transfers between the Link and PHY to facilitate a USB session with only twelve pins.

The USB333x uses SMSC's "wrapper-less" technology to implement the ULPI interface. This "wrapper-less" technology allows the PHY to achieve a low latency transmit and receive time. SMSC's low latency transceiver allows an existing UTMI Link to be reused by adding a UTMI to ULPI bridge. By adding a bridge to the ASIC the existing and proven UTMI Link IP can be reused.

Versions of the USB333x with the integrated USB switch enable a single USB port of connection.






Figure 1.1 Block Diagram (USB3331, USB3336, and USB3338)

In USB Audio mode, a switch connects the **DP** pin to the **SPK\_R** pin, and another switch connects the **DM** pin to the **SPK\_L** pin. These switches are shown in the lower left-hand corner of [Figure 5.1](#). The USB333x can be configured to enter USB Audio mode as described in [Section 6.7.2](#). In addition, these switches are on when the **RESETB** pin of the USB333x is asserted. The USB Audio mode enables audio signaling from a single USB port of connection, and the switches may also be used to connect Full Speed USB from another transceiver to the USB connector.

Datasheet




Figure 1.2 Block Diagram (USB3330)




Figure 1.3 Block Diagram (USB3333)

The USB333x includes an integrated 3.3V LDO regulator that is used to generate 3.3V from power applied to the **VBAT** pin. The voltage on the **VBAT** pin can range from 3.0 to 5.5V. The regulator dropout voltage is less than 100mV which allows the PHY to continue USB signaling when the voltage on **VBAT** drops to 3.0V. The USB transceiver will continue to operate at lower voltages, although some parameters may be outside the limits of the USB-IF specification for Full Speed USB operation. The **VBAT** and **VDD33** pins should *never* be connected together.

In USB UART mode, the USB333x **DP** and **DM** pins are redefined to enable pass-through of asynchronous serial data. The USB333x will enter UART mode when programmed, as described in [Section 6.7.1](#).

## Chapter 2 USB333x Pin Locations and Definitions

### 2.1 USB333x Ball Locations and Descriptions

#### 2.1.1 Package Diagram with Ball Locations

The illustration below is viewed from the top of the package.




Figure 2.1 USB3331, USB3336, and USB3338 Ball Locations - Top View




Figure 2.2 USB3330 Ball Locations - Top View




Figure 2.3 USB3333 Ball Locations - Top View

## 2.1.2 Ball Definitions

The following table details the ball definitions for the figure above.

**Table 2.1 USB3331, USB3336, and USB3338 Pin Description**

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
B1	ID	Input, Analog	N/A	For device applications the <b>ID</b> pin is connected to <b>VDD33</b> . For Host applications <b>ID</b> is grounded. For OTG applications the <b>ID</b> pin is connected to the USB connector.
C2	VBUS	I/O, Analog	N/A	This pin is used for the VBUS comparator inputs and for VBUS pulsing during session request protocol. An external resistor, $R_{VBUS}$ , is required between this pin and the USB connector.
C1	VBAT	Power	N/A	Regulator input. The regulator supply can be from 5.5V to 3.0V.
D2	VDD33	Power	N/A	3.3V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB333x.
D1	DM	I/O, Analog	N/A	D- pin of the USB cable.
E1	DP	I/O, Analog	N/A	D+ pin of the USB cable.
E2	SPK_R	I/O, Analog	N/A	USB switch in/out for <b>DP</b> signals.
E3	SPK_L	I/O, Analog	N/A	USB switch in/out for <b>DM</b> signals.
D3	DATA[7]	I/O, CMOS	N/A	ULPI bi-directional data bus. <b>DATA[7]</b> is the MSB.
E4	DATA[6]	I/O, CMOS	N/A	ULPI bi-directional data bus.
E5	DATA[5]	I/O, CMOS	N/A	ULPI bi-directional data bus.
D4	DATA[4]	I/O, CMOS	N/A	ULPI bi-directional data bus.
A5	CLKOUT	Output, CMOS	N/A	<b>ULPI Clock Out Mode:</b> 60MHz ULPI clock output. All ULPI signals are driven synchronous to the rising edge of this clock. <b>ULPI Clock In Mode:</b> Connect this pin to <b>VDD18</b> to configure 60MHz ULPI Clock IN mode as described in <a href="#">Section 5.4.1</a> .
D5	DATA[3]	I/O, CMOS	N/A	ULPI bi-directional data bus.
C4	DATA[2]	I/O, CMOS	N/A	ULPI bi-directional data bus.
C5	DATA[1]	I/O, CMOS	N/A	ULPI bi-directional data bus.

Table 2.1 USB3331, USB3336, and USB3338 Pin Description (continued)

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
B4	DATA[0]	I/O, CMOS	N/A	ULPI bi-directional data bus. <b>DATA[0]</b> is the LSB.
B5	NXT	Output, CMOS	High	The PHY asserts <b>NXT</b> to throttle the data. When the Link is sending data to the PHY, <b>NXT</b> indicates when the current byte has been accepted by the PHY.
A4	DIR	Output, CMOS	N/A	Controls the direction of the data bus. When the PHY has data to transfer to the Link, it drives <b>DIR</b> high to take ownership of the bus. When the PHY has no data to transfer it drives <b>DIR</b> low and monitors the bus for commands from the Link.
A3	STP	Input, CMOS	High	The Link asserts <b>STP</b> for one clock cycle to stop the data stream currently on the bus. If the Link is sending data to the PHY, <b>STP</b> indicates the last byte of data was on the bus in the previous cycle.
B3	VDD18	Power	N/A	1.8V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB333x.
B2	RESETB	Input, CMOS,	Low	When low, the part is suspended and the 3.3V and 1.8V regulators are disabled. When high, the USB333x will operate as a normal ULPI device, as described in <a href="#">Section 5.5.1</a> . The state of this pin may be changed asynchronously to the clock signals. When asserted for a minimum of 1 microsecond and then de-asserted, the ULPI registers are reset to their default state and all internal state machines are reset.
A2	REFCLK	Input, CMOS	N/A	<b>ULPI Clock Out Mode:</b> Model-specific reference clock. See <a href="#">Order Numbers</a> : on page 2. <b>ULPI Clock In Mode:</b> 60MHz ULPI clock input.
A1	RBIAS	Analog, CMOS	N/A	Bias Resistor pin. This pin requires an 8.06kΩ (±1%) resistor to ground, placed as close as possible to the USB333x. Nominal voltage during ULPI operation is 0.8V.
C3	GND	Ground	N/A	Ground.

Table 2.2 USB3330 Pin Description

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
B1	ID	Input, Analog	N/A	For device applications the <b>ID</b> pin is connected to <b>VDD33</b> . For Host applications <b>ID</b> is grounded. For OTG applications the <b>ID</b> pin is connected to the USB connector.
C2	VBUS	I/O, Analog	N/A	This pin is used for the VBUS comparator inputs and for VBUS pulsing during session request protocol. An external resistor, $R_{VBUS}$ , is required between this pin and the USB connector.

Table 2.2 USB3330 Pin Description (continued)

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
C1	VBAT	Power	N/A	Regulator input. The regulator supply can be from 5.5V to 3.0V.
D2	VDD33	Power	N/A	3.3V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB333x.
D1	DM	I/O, Analog	N/A	D- pin of the USB cable.
E1	DP	I/O, Analog	N/A	D+ pin of the USB cable.
E2	REF[0]	I/O, Digital 3.3V	N/A	Used to select REFCLK frequency. Connect to ground or VDD33. Refer to <a href="#">Table 5.1</a> for frequency selection options.
E3	REF[1]	I/O, Digital 3.3V	N/A	Used to select REFCLK frequency. Connect to ground or VDD33. Refer to <a href="#">Table 5.1</a> for frequency selection options.
D3	DATA[7]	I/O, CMOS	N/A	ULPI bi-directional data bus. <b>DATA[7]</b> is the MSB.
E4	DATA[6]	I/O, CMOS	N/A	ULPI bi-directional data bus.
E5	DATA[5]	I/O, CMOS	N/A	ULPI bi-directional data bus.
D4	DATA[4]	I/O, CMOS	N/A	ULPI bi-directional data bus.
A5	CLKOUT	Output, CMOS	N/A	<b>ULPI Clock Out Mode:</b> 60MHz ULPI clock output. All ULPI signals are driven synchronous to the rising edge of this clock. <b>ULPI Clock In Mode:</b> Connect this pin to <b>VDD18</b> to configure 60MHz ULPI Clock IN mode as described in <a href="#">Section 5.4.1</a> .
D5	DATA[3]	I/O, CMOS	N/A	ULPI bi-directional data bus.
C4	DATA[2]	I/O, CMOS	N/A	ULPI bi-directional data bus.
C5	DATA[1]	I/O, CMOS	N/A	ULPI bi-directional data bus.
B4	DATA[0]	I/O, CMOS	N/A	ULPI bi-directional data bus. <b>DATA[0]</b> is the LSB.
B5	NXT	Output, CMOS	High	The PHY asserts <b>NXT</b> to throttle the data. When the Link is sending data to the PHY, <b>NXT</b> indicates when the current byte has been accepted by the PHY.
A4	DIR	Output, CMOS	N/A	Controls the direction of the data bus. When the PHY has data to transfer to the Link, it drives <b>DIR</b> high to take ownership of the bus. When the PHY has no data to transfer it drives <b>DIR</b> low and monitors the bus for commands from the Link.



Table 2.2 USB3330 Pin Description (continued)

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
A3	STP	Input, CMOS	High	The Link asserts <b>STP</b> for one clock cycle to stop the data stream currently on the bus. If the Link is sending data to the PHY, <b>STP</b> indicates the last byte of data was on the bus in the previous cycle.
B3	VDD18	Power	N/A	1.8V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB333x.
B2	RESETB	Input, CMOS,	Low	When low, the part is suspended and the 3.3V and 1.8V regulators are disabled. When high, the USB333x will operate as a normal ULPI device, as described in <a href="#">Section 5.5.1</a> . The state of this pin may be changed asynchronously to the clock signals. When asserted for a minimum of 1 microsecond and then de-asserted, the ULPI registers are reset to their default state and all internal state machines are reset.
A2	REFCLK	Input, CMOS	N/A	<b>ULPI Clock Out Mode:</b> Frequency set by REF[1:0] pins. <b>ULPI Clock In Mode:</b> 60MHz ULPI clock input.
A1	RBIAS	Analog, CMOS	N/A	Bias Resistor pin. This pin requires an 8.06kΩ (±1%) resistor to ground, placed as close as possible to the USB333x. Nominal voltage during ULPI operation is 0.8V.
C3	GND	Ground	N/A	Ground.

Table 2.3 USB3333 Pin Description

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
B1	ID	Input, Analog	N/A	For device applications the <b>ID</b> pin is connected to <b>VDD33</b> . For Host applications <b>ID</b> is grounded. For OTG applications the <b>ID</b> pin is connected to the USB connector.
D2	VBUS	I/O, Analog	N/A	This pin is used for the VBUS comparator inputs and for VBUS pulsing during session request protocol. An external resistor, R <sub>VBUS</sub> , is required between this pin and the USB connector.
C1	VBAT	Power	N/A	Regulator input. The regulator supply can be from 5.5V to 3.0V.
D3	VDD33	Power	N/A	3.3V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB333x.
D1	DM	I/O, Analog	N/A	D- pin of the USB cable.
E1	DP	I/O, Analog	N/A	D+ pin of the USB cable.

## Datasheet

Table 2.3 USB3333 Pin Description (continued)

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
E2	REF[0]	I/O, Digital 3.3V	N/A	Used to select REFCLK frequency. Connect to ground or VDD33. Refer to <a href="#">Table 5.2</a> for frequency selection options.
B3	VDDIO	Power	N/A	ULPI interface supply voltage. When RESETB is low and VDDIO is powered on, ULPI pins will tri-state.
E3	DATA[7]	I/O, CMOS	N/A	ULPI bi-directional data bus. <b>DATA[7]</b> is the MSB.
E4	DATA[6]	I/O, CMOS	N/A	ULPI bi-directional data bus.
E5	DATA[5]	I/O, CMOS	N/A	ULPI bi-directional data bus.
D4	DATA[4]	I/O, CMOS	N/A	ULPI bi-directional data bus.
A5	CLKOUT	Output, CMOS	N/A	<b>ULPI Clock Out Mode:</b> 60MHz ULPI clock output. All ULPI signals are driven synchronous to the rising edge of this clock. <b>ULPI Clock In Mode:</b> Connect this pin to <b>VDDIO</b> to configure 60MHz ULPI Clock IN mode as described in <a href="#">Section 5.4.1</a> .
D5	DATA[3]	I/O, CMOS	N/A	ULPI bi-directional data bus.
C4	DATA[2]	I/O, CMOS	N/A	ULPI bi-directional data bus.
C5	DATA[1]	I/O, CMOS	N/A	ULPI bi-directional data bus.
B4	DATA[0]	I/O, CMOS	N/A	ULPI bi-directional data bus. <b>DATA[0]</b> is the LSB.
B5	NXT	Output, CMOS	High	The PHY asserts <b>NXT</b> to throttle the data. When the Link is sending data to the PHY, <b>NXT</b> indicates when the current byte has been accepted by the PHY.
A4	DIR	Output, CMOS	N/A	Controls the direction of the data bus. When the PHY has data to transfer to the Link, it drives <b>DIR</b> high to take ownership of the bus. When the PHY has no data to transfer it drives <b>DIR</b> low and monitors the bus for commands from the Link.
A3	STP	Input, CMOS	High	The Link asserts <b>STP</b> for one clock cycle to stop the data stream currently on the bus. If the Link is sending data to the PHY, <b>STP</b> indicates the last byte of data was on the bus in the previous cycle.
B2	VDD18	Power	N/A	1.8V Regulator Output. A 1.0uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB333x.

Table 2.3 USB3333 Pin Description (continued)

BALL	NAME	DIRECTION/ TYPE	ACTIVE LEVEL	DESCRIPTION
C2	RESETB	Input, CMOS,	Low	When low, the part is suspended and the 3.3V and 1.8V regulators are disabled. When high, the USB333x will operate as a normal ULPI device, as described in <a href="#">Section 5.5.1</a> . The state of this pin may be changed asynchronously to the clock signals. When asserted for a minimum of 1 microsecond and then de-asserted, the ULPI registers are reset to their default state and all internal state machines are reset.
A2	REFCLK	Input, CMOS	N/A	<b>ULPI Clock Out Mode:</b> Frequency set by REF[0] pin. <b>ULPI Clock In Mode:</b> 60MHz ULPI clock input.
A1	RBIAS	Analog, CMOS	N/A	Bias Resistor pin. This pin requires an 8.06k $\Omega$ ( $\pm 1\%$ ) resistor to ground, placed as close as possible to the USB333x. Nominal voltage during ULPI operation is 0.8V.
C3	GND	Ground	N/A	Ground.

## Chapter 3 Limiting Values

### 3.1 Absolute Maximum Ratings

Table 3.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>VBUS, VBAT, ID, DP, DM, SPK_L, and SPK_R</b> voltage to <b>GND</b>	$V_{MAX\_5V}$	Voltage measured at pin. <b>VBUS</b> tolerant to 30V with external $R_{VBUS}$ .	-0.5		+6.0	V
Maximum <b>VDD18</b> voltage to Ground	$V_{MAX\_18V}$		-0.5		2.5	V
Maximum <b>VDD33</b> voltage to Ground	$V_{MAX\_33V}$		-0.5		4.0	V
Maximum <b>VDDIO</b> voltage to Ground (USB3333)	$V_{MAX\_IOV}$		-0.5		4.0	
Maximum I/O voltage to Ground (USB3330, USB3331, USB3336, and USB3338)	$V_{MAX\_IN}$		-0.5		2.5	V
Maximum I/O voltage to Ground (USB3333)	$V_{MAX\_IN}$		-0.5		$V_{DDIO} + 0.7$	
Operating Temperature	$T_{MAX\_OP}$		-40		85	C
Storage Temperature	$T_{MAX\_STG}$		-55		150	C

**Note:** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 3.2 Recommended Operating Conditions

Table 3.2 Recommended Operating Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>VBAT to GND</b>	$V_{BAT}$		3.0		5.5	V
<b>VDD33 to GND</b>	$V_{DD33}$		3.0	3.3	3.6	V
<b>VDD18 to GND</b>	$V_{DD18}$		1.6	1.8	2.0	V
<b>VDDIO to GND</b>	$V_{DDIO}$		1.6	1.8-3.3	3.6	V
Input Voltage on Digital Pins ( <b>RESETB, STP, DIR, NXT, DATA[7:0]</b> ) (USB3330, USB3331, USB3336, and USB3338)	$V_I$		0.0		$V_{DD18}$	V

Table 3.2 Recommended Operating Conditions (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage on Digital Pins ( <b>RESETB</b> , <b>STP</b> , <b>DIR</b> , <b>NXT</b> , <b>DATA[7:0]</b> ) (USB3333)	$V_I$		0.0		$V_{DDIO}$	V
Voltage on Analog I/O Pins ( <b>DP</b> , <b>DM</b> , <b>ID</b> , <b>SPK_L</b> , <b>SPK_R</b> )	$V_{I(I/O)}$		0.0		$V_{DD33}$	V
<b>VBUS</b> to <b>GND</b>	$V_{VMAX}$		0.0		5.5	
Ambient Temperature	$T_A$		-40		85	C

## Chapter 4 Electrical Characteristics

The following conditions are assumed unless otherwise specified:

$$V_{BAT} = 3.0 \text{ to } 5.5\text{V}; V_{DDIO} = 1.6 \text{ to } 3.6\text{V}; V_{SS} = 0\text{V}; T_A = -40\text{C to } +85\text{C}$$

### 4.1 Operating Current

Table 4.1 Operating Current (USB3330, USB3331, USB3336, and USB3338)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Synchronous Mode Current (Default Configuration)	$I_{VBAT(SYNC)}$	USB Idle	21	22	26	mA
Synchronous Mode Current (HS USB operation)	$I_{VBAT(HS)}$	Active USB Transfer	33	36	40	mA
Synchronous Mode Current (FS/LS USB operation)	$I_{VBAT(FS)}$	Active USB Transfer	27	28	32	mA
Serial Mode Current (FS/LS USB) Note 4.1	$I_{VBAT(FS\_S)}$		5	7	8	mA
USB UART Current Note 4.1	$I_{VBAT(UART)}$		6	7	8	mA
USB Audio Mode Note 4.2	$I_{VBAT(AUDIO)}$	$V_{VBAT} = 4.2\text{V}$	58	68	114	uA
Low Power Mode Note 4.2	$I_{VBAT(SUSPEND)}$	$V_{VBAT} = 4.2\text{V}$	27	31	71	uA
RESET Mode	$I_{VBAT(RSTB)}$	<b>RESETB</b> = 0 $V_{VBAT} = 4.2\text{V}$	0.1	1.5	10	uA

**Note 4.1** *ClockSuspendM* bit = 0.

**Note 4.2** *SessEnd*, *VbusVId*, and *IdFloat* comparators disabled. **STP** Interface protection disabled.

Table 4.2 Operating Current (USB3333)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Synchronous Mode Current (Default Configuration)	$I_{VBAT(SYNC)}$	USB Idle	20	22	24	mA
	$I_{VIO(SYNC)}$		2	3	8.5	mA
Synchronous Mode Current (HS USB operation)	$I_{VBAT(HS)}$	Active USB Transfer	29	31	35	mA
	$I_{VIO(HS)}$		5	8	17	mA
Synchronous Mode Current (FS/LS USB operation)	$I_{VBAT(FS)}$	Active USB Transfer	22	23	30	mA
	$I_{VIO(FS)}$		5	9	16	mA
Serial Mode Current (FS/LS USB) Note 4.1	$I_{VBAT(FS\_S)}$		6	7	8	mA
	$I_{VIO(FS\_S)}$		0	0.1	0.5	mA

Table 4.2 Operating Current (USB3333) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB UART Current <a href="#">Note 4.1</a>	$I_{VBAT(UART)}$		6	7	8	mA
	$I_{VIO(UART)}$		0	0.1	0.5	mA
Low Power Mode <a href="#">Note 4.2</a> <a href="#">Note 4.3</a>	$I_{VBAT(SUSPEND)}$	$V_{VBAT} = 4.2V$ $V_{VDDIO} = 1.8V$	28	32	60	uA
	$I_{VIO(SUSPEND)}$		0	0	2	uA
RESET Mode <a href="#">Note 4.3</a>	$I_{VBAT(RSTB)}$	<b>RESETB</b> = 0 $V_{VBAT} = 4.2V$ $V_{VDDIO} = 1.8V$	0.1	1.6	7	uA
	$I_{VIO(RSTB)}$		0	0.1	3	uA

**Note 4.3** REFCLK is OFF.

## 4.2 Clock Specifications

The model number for each frequency of REFCLK is provided in [Order Numbers](#): on page 2.

Table 4.3 Clock Specifications

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Suspend Recovery Time	$T_{START}$	<i>LPM Enable</i> = 0	1.0	1.1	1.2	ms
	$T_{START\_LPM}$	<i>LPM Enable</i> = 1	125		150	uS
PHY Preparation Time 60MHz <b>REFCLK</b>	$T_{PREP}$	<i>LPM Enable</i> = 0	1.0	1.1	1.2	ms
	$T_{PREP\_LPM}$	<i>LPM Enable</i> = 1	125		150	uS
<b>CLKOUT</b> Duty Cycle	$DC_{CLKOUT}$		45		55	%
<b>REFCLK</b> Duty Cycle	$DC_{REFCLK}$		20		80	%
<b>REFCLK</b> Frequency Accuracy	$F_{REFCLK}$		-500		+500	PPM

**Note:**  $T_{START}$  and  $T_{PREP}$  are measured from the time when **REFCLK** and **RESETB** are both valid to when the USB333x de-asserts **DIR**.

**Note:** The USB333x uses the *AutoResume* feature, [Section 6.4.1.4](#), to allow a host start-up time of less than 1ms

## 4.3 ULPI Interface Timing

Table 4.4 ULPI Interface Timing (USB333x)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
<b>60MHz ULPI Output Clock</b> <a href="#">Note 4.4</a>					
Setup time ( <b>STP</b> , data in)	$T_{SC}, T_{SD}$	Model-specific <b>REFCLK</b>	5.0		ns
Hold time ( <b>STP</b> , data in)	$T_{HC}, T_{HD}$	Model-specific <b>REFCLK</b>	0.0		ns
Output delay (control out, 8-bit data out)	$T_{DC}, T_{DD}$	Model-specific <b>REFCLK</b>		6.0	ns

## Datasheet

Table 4.4 ULPI Interface Timing (USB333x) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
<b>60MHz ULPI Input Clock</b>					
Setup time (STP, data in)	$T_{SC}, T_{SD}$	60MHz REFCLK	3.0		ns
Hold time (STP, data in)	$T_{HC}, T_{HD}$	60MHz REFCLK	0.0		ns
Output delay (control out, 8-bit data out)	$T_{DC}, T_{DD}$	60Mhz REFCLK		6.0	ns

**Note:**  $C_{Load} = 10pF$ .

**Note 4.4** REFCLK does not need to be aligned in any way to the ULPI signals.

## 4.4 Digital IO Pins

Table 4.5 Digital IO Characteristics: RESETB, STP, DIR, NXT, DATA[7:0], and REFCLK Pins

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Level Input Voltage (USB3330, USB3331, USB3336, and USB3338)	$V_{IL}$		$V_{SS}$		0.4 * $V_{DD18}$	V
Low-Level Input Voltage (USB3333)	$V_{IL}$	Note 4.5	$V_{SS}$		0.4 * $V_{DDIO}$	V
High-Level Input Voltage (USB3330, USB3331, USB3336, and USB3338)	$V_{IH}$		0.68 * $V_{DD18}$		$V_{DD18}$	V
High-Level Input Voltage (USB3333)	$V_{IH}$		0.68 * $V_{DDIO}$		$V_{DDIO}$	V
High-Level Input Voltage REFCLK and RESETB (USB3330, USB3331, USB3336, and USB3338)	$V_{IH\_REF}$		0.68 * $V_{DD18}$		$V_{DD33}$	V
High-Level Input Voltage REFCLK and RESETB (USB3333)	$V_{IH\_REF}$		0.68 * $V_{DDIO}$		$V_{DD33}$	V
Low-Level Output Voltage	$V_{OL}$	$I_{OL} = 8mA$			0.4	V
High-Level Output Voltage (USB3330, USB3331, USB3336, and USB3338)	$V_{OH}$	$I_{OH} = -8mA$	$V_{DD18}$ - 0.4			V
High-Level Output Voltage (USB3333)	$V_{OH}$	$I_{OH} = -8mA$	$V_{DDIO}$ - 0.4			V
Output rise time	$T_{IORISE}$	$C_{LOAD} = 10pF$		1.19		nS
Output fall time	$T_{IOFALL}$	$C_{LOAD} = 10pF$		1.56		nS
Input Leakage Current	$I_{LI}$				±10	uA
Pin Capacitance	$C_{pin}$				2	pF
STP pull-up resistance	$R_{STP}$	InterfaceProtectDisable = 0	55	67	77	kΩ



Table 4.5 Digital IO Characteristics: RESETB, STP, DIR, NXT, DATA[7:0], and REFCLK Pins (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DATA[7:0]</b> pull-down resistance	R <sub>DATA_PD</sub>	ULPI Synchronous Mode	55	67	80	kΩ
<b>CLKOUT</b> External Drive (USB3330, USB3331, USB3336, and USB3338)	V <sub>IH_ED</sub>	At start-up or following reset			0.4 * V <sub>DD18</sub>	V
<b>CLKOUT</b> External Drive (USB3333)	V <sub>IH_ED</sub>	At start-up or following reset			0.4 * V <sub>DDIO</sub>	V

**Note 4.5** MAX V<sub>IL</sub> for USB3333 not to exceed 0.8V.

## 4.5 DC Characteristics: Analog I/O Pins

Table 4.6 DC Characteristics: Analog I/O Pins (DP/DM)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>LS/FS FUNCTIONALITY</b>						
<b>Input levels</b>						
Differential Receiver Input Sensitivity	V <sub>DIFS</sub>	V(DP) - V(DM)	0.2			V
Differential Receiver Common-Mode Voltage	V <sub>CMFS</sub>		0.8		2.5	V
Single-Ended Receiver Low Level Input Voltage	V <sub>ILSE</sub>	<a href="#">Note 4.7</a>			0.8	V
Single-Ended Receiver High Level Input Voltage	V <sub>IHSE</sub>	<a href="#">Note 4.7</a>	2.0			V
Single-Ended Receiver Hysteresis	V <sub>HYSSE</sub>		0.050		0.150	V
<b>Output Levels</b>						
Low Level Output Voltage	V <sub>FSOL</sub>	Pull-up resistor on DP; R <sub>L</sub> = 1.5kΩ to V <sub>DD33</sub>			0.3	V
High Level Output Voltage	V <sub>FSOH</sub>	Pull-down resistor on DP, DM; <a href="#">Note 4.7</a> R <sub>L</sub> = 15kΩ to GND	2.8		3.6	V
<b>Termination</b>						
Driver Output Impedance for HS	Z <sub>HSDRV</sub>	Steady state drive	40.5	45	49.5	Ω
Input Impedance	Z <sub>INP</sub>	RX, RPU, RPD disabled	1.0			MΩ
Pull-up Resistor Impedance	R <sub>PU</sub>	Bus Idle, <a href="#">Note 4.6</a>	0.900	1.24	1.575	kΩ
Pull-up Resistor Impedance	R <sub>PU</sub>	Device Receiving, <a href="#">Note 4.6</a>	1.425	2.26	3.09	kΩ
Pull-dn Resistor Impedance	R <sub>PD</sub>	<a href="#">Note 4.6</a>	14.25	16.9	20	kΩ

## Datasheet

Table 4.6 DC Characteristics: Analog I/O Pins (DP/DM) (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>HS FUNCTIONALITY</b>						
<b>Input levels</b>						
HS Differential Input Sensitivity	$V_{DIHS}$	$ V(DP) - V(DM) $	100			mV
HS Data Signaling Common Mode Voltage Range	$V_{CMHS}$		-50		500	mV
HS Squelch Detection Threshold (Differential)	$V_{HSSQ}$	VariSense[1:0] = 00b <a href="#">Note 4.8</a>	100		150	mV
HS Disconnect Threshold	$V_{HSDSC}$		525		625	mV
<b>Output Levels</b>						
High Speed Low Level Output Voltage (DP/DM referenced to GND)	$V_{HSOL}$	45Ω load	-10		10	mV
High Speed High Level Output Voltage (DP/DM referenced to GND)	$V_{HSOH}$	45Ω load	360		440	mV
High Speed IDLE Level Output Voltage (DP/DM referenced to GND)	$V_{OLHS}$	45Ω load	-10		10	mV
Chirp-J Output Voltage (Differential)	$V_{CHIRPJ}$	HS termination resistor disabled, pull-up resistor connected. 45Ω load.	700		1100	mV
Chirp-K Output Voltage (Differential)	$V_{CHIRPK}$	HS termination resistor disabled, pull-up resistor connected. 45Ω load.	-900		-500	mV
<b>Leakage Current</b>						
OFF-State Leakage Current	$I_{LZ}$				±10	μA
<b>Port Capacitance</b>						
Transceiver Input Capacitance	$C_{IN}$	Pin to GND		5	10	pF

**Note 4.6** The resistor value follows the 27% Resistor ECN published by the USB-IF.

**Note 4.7** The values shown are valid when the *USB RegOutput* bits in the [USB IO & Power Management](#) register are set to the default value.

**Note 4.8** An automatic waiver up to 200mV is granted to accommodate system-level elements such as measurement/test fixtures, captive cables, EMI components, and ESD suppression. This parameter can be tuned using VariSense technology, as defined in the [HS Compensation Register](#) section of [Chapter 7](#).

## 4.6 Dynamic Characteristics: Analog I/O Pins

Table 4.7 Dynamic Characteristics: Analog I/O Pins (DP/DM)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>FS Output Driver Timing</b>						
FS Rise Time	$T_{FR}$	$C_L = 50\text{pF}$ ; 10 to 90% of $ V_{OH} - V_{OL} $	4		20	ns
FS Fall Time	$T_{FF}$	$C_L = 50\text{pF}$ ; 10 to 90% of $ V_{OH} - V_{OL} $	4		20	ns
Output Signal Crossover Voltage	$V_{CRS}$	Excluding the first transition from IDLE state	1.3		2.0	V
Differential Rise/Fall Time Matching	$T_{FRFM}$	Excluding the first transition from IDLE state	90		111.1	%
<b>LS Output Driver Timing</b>						
LS Rise Time	$T_{LR}$	$C_L = 50\text{-}600\text{pF}$ ; 10 to 90% of $ V_{OH} - V_{OL} $	75		300	ns
LS Fall Time	$T_{LF}$	$C_L = 50\text{-}600\text{pF}$ ; 10 to 90% of $ V_{OH} - V_{OL} $	75		300	ns
Differential Rise/Fall Time Matching	$T_{LRFM}$	Excluding the first transition from IDLE state	80		125	%
<b>HS Output Driver Timing</b>						
Differential Rise Time	$T_{HSR}$		500			ps
Differential Fall Time	$T_{HSF}$		500			ps
Driver Waveform Requirements		Eye pattern of Template 1 in USB 2.0 specification				
<b>High Speed Mode Timing</b>						
Receiver Waveform Requirements		Eye pattern of Template 4 in USB 2.0 specification				
Data Source Jitter and Receiver Jitter Tolerance		Eye pattern of Template 4 in USB 2.0 specification				

## 4.7 VBUS Electrical Characteristics

Table 4.8 VBUS Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SessEnd trip point	$V_{SessEnd}$		0.2	0.5	0.8	V
SessVld trip point	$V_{SessVld}$		0.8	1.4	2.0	V
VbusVld trip point	$V_{VbusVld}$		4.4	4.58	4.75	V

## Datasheet

Table 4.8 VBUS Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VBUS Pull-Up	$R_{VPU}$	VBUS to VDD33 Note 4.9 (ChargeVbus = 1)	1.29	1.34	1.45	k $\Omega$
VBUS Pull-down	$R_{VPD}$	VBUS to GND Note 4.9 (DisChargeVbus = 1)	1.55	1.7	1.85	k $\Omega$
VBUS Impedance	$R_{VB}$	VBUS to GND	40	75	100	k $\Omega$
A-Device Impedance to ground	$R_{IdGnd}$	Maximum Impedance to ground on ID pin			100	k $\Omega$

**Note 4.9** The  $R_{VPD}$  and  $R_{VPU}$  values include the required 1k $\Omega$  external  $R_{VBUS}$  resistor.

## 4.8 ID Electrical Characteristics

Table 4.9 ID Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ID Ground Trip Point	$V_{IdGnd}$		0.4	0.7	0.8	V
ID Float Trip Point	$V_{IdFloat}$		1.6	2.2	2.5	V
ID pull-up resistance	$R_{ID}$	$IdPullup = 1$	80	100	120	k $\Omega$
ID weak pull-up resistance	$R_{IDW}$	$IdPullup = 0$	1			M $\Omega$
ID pull-dn resistance	$R_{IDPD}$	$IdGndDrv = 1$			1000	$\Omega$

## 4.9 USB Audio Switch Characteristics

Table 4.10 USB Audio Switch Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum "ON" Resistance	$R_{ON\_Min}$	$0 < V_{switch} < V_{DD33}$	2.7	5	5.8	$\Omega$
Maximum "ON" Resistance	$R_{ON\_Max}$	$0 < V_{switch} < V_{DD33}$	4.5	7	13	$\Omega$
Minimum "OFF" Resistance	$R_{OFF\_Min}$	$0 < V_{switch} < V_{DD33}$	1			M $\Omega$

## 4.10 USB Charger Detection Characteristics

Table 4.11 USB Charger Detection Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Source Voltage	$V_{DAT\_SRC}$	$I_{DAT\_SRC} < 250\mu A$	0.5		0.7	V
Data Detect Voltage	$V_{DAT\_REF}$		0.25		0.4	V
Data Source Current	$I_{DAT\_SRC}$		250			$\mu A$

Table 4.11 USB Charger Detection Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Sink Current	$I_{DAT\_SINK}$		50		150	$\mu A$
Data Connect Current	$I_{DP\_SRC}$		7		13	$\mu A$
Weak Pull-up Resistor Impedance	$R_{CD}$	Configured by bits 4 and 5 in <a href="#">USB IO &amp; Power Management</a> register.	128	170	212	$k\Omega$

## 4.11 Regulator Output Voltages and Capacitor Requirement

Table 4.12 Regulator Output Voltages and Capacitor Requirement

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Regulator Output Voltage	$V_{DD33}$	$5.5V > V_{BAT} > 3.0V$	2.8	3.3	3.6	V
		USB UART Mode & <i>UART RegOutput[1:0] = 01</i> $5.5V > V_{BAT} > 3.0V$	2.7	3.0	3.3	V
		USB UART Mode & <i>UART RegOutput[1:0] = 10</i> $5.5V > V_{BAT} > 3.0V$	2.47	2.75	3.03	V
		USB UART Mode & <i>UART RegOutput[1:0] = 11</i> $5.5V > V_{BAT} > 3.0V$	2.25	2.5	2.75	V
Regulator Bypass Capacitor	$C_{OUT33}$		1.0			$\mu F$
Bypass Capacitor ESR	$C_{ESR33}$				1	$\Omega$
Regulator Output Voltage	$V_{DD18}$	$3.6V > V_{DD33} > 2.8V$	1.6	1.8	2.0	V
Regulator Bypass Capacitor	$C_{OUT18}$		1.0			$\mu F$
Bypass Capacitor ESR	$C_{ESR18}$				1	$\Omega$

## 4.12 ESD and Latch-Up Performance

Table 4.13 ESD and Latch-Up Performance

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	COMMENTS
<b>ESD PERFORMANCE</b>						
<a href="#">Note 4.10</a> , <a href="#">Note 4.11</a>	Human Body Model			$\pm 8$	kV	Device
System	EN/IEC 61000-4-2 Contact Discharge			$\pm 25$	kV	3rd party system test
System	EN/IEC 61000-4-2 Air-gap Discharge			$\pm 25$	kV	3rd party system test

Datasheet

**Table 4.13 ESD and Latch-Up Performance (continued)**

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	COMMENTS
<b>LATCH-UP PERFORMANCE</b>						
All Pins	EIA/JESD 78, Class II		150		mA	

**Note 4.10** **USB3331, USB3336, and USB3338:** REFCLK, RESETB, VBUS, SPK\_L and SPK\_R pins: ±5kV Human Body Model

**Note 4.11** **USB3330 and USB3333:** REFCLK, RESETB, VBUS, REF[1] and REF[0] pins: ±5kV Human Body Model

## Chapter 5 Architecture Overview

The USB333x consists of the blocks shown in the diagram below.




Figure 5.1 USB333x System Diagram (USB3331, USB3336, and USB3338)

Datasheet




Figure 5.2 USB333x System Diagram (USB3330)






Figure 5.3 USB333x System Diagram (USB3333)

## 5.1 ULPI Digital Operation and Interface

This section of the USB333x is covered in detail in [Chapter 6, ULPI Operation](#).

## 5.2 USB 2.0 High Speed Transceiver

The blocks in the lower left-hand corner of [Figure 5.1](#) interface to the DP/DM pins.

### 5.2.1 USB Transceiver

The USB333x transceiver includes a Universal Serial Bus Specification Rev 2.0 compliant receiver and transmitter. The DP/DM signals in the USB cable connect directly to the receivers and transmitters.

The receiver consists of receivers for HS and FS/LS mode. Depending on the mode, the selected receiver provides the serial data stream through the multiplexer to the RX Logic block. For HS mode support, the HS RX block contains a squelch circuit to insure that noise is not interpreted as data. The RX block also includes a single-ended receiver on each of the data lines to determine the correct FS line state.

Data from the Link is encoded, bit stuffed, serialized and transmitted onto the USB cable by the transmitter. Separate differential FS/LS and HS transmitters are included to support all modes.

The USB333x TX block meets the HS signalling level requirements in the USB 2.0 Specification when the PCB traces from the **DP** and **DM** pins to the USB connector are correctly designed. In some

## Datasheet

systems the proper 90 ohm differential impedance can not be maintained and it may be desirable to compensate for loss by adjusting the HS transmitter amplitude and this HS squelch threshold. The *PHYBoost* bits in the [HS Compensation Register](#) may be configured to adjust the HS transmitter amplitude at the **DP** and **DM** pins. The *VariSense* bits in the [HS Compensation Register](#) can also be used to lower the squelch threshold to compensate for losses on the PCB.

To ensure proper operation of the USB transceiver the settings of [Table 5.1](#) must be followed.

## 5.2.2 Termination Resistors

The USB333x transceiver fully integrates all of the USB termination resistors on both **DP** and **DM**. This includes 1.5k $\Omega$  pull-up resistors, 15k $\Omega$  pull-down resistors and the 45 $\Omega$  High Speed termination resistors. These resistors require no tuning or trimming by the Link. The state of the resistors is determined by the operating mode of the transceiver when operating in synchronous mode.

The *XcvrSelect[1:0]*, *TermSelect* and *OpMode[1:0]* bits in the [Function Control](#) register, and the *DpPulldown* and *DmPulldown* bits in the [OTG Control](#) register control the configuration of the termination resistors. All possible valid resistor combinations are shown in [Table 5.1](#), and operation is guaranteed in only the configurations shown. If a ULPI Register Setting is configured that does not match a setting in the table, the transceiver operation is not guaranteed and the settings in the last row of [Table 5.1](#) will be used.

- RPU\_DP\_EN activates the 1.5k $\Omega$  DP pull-up resistor
- RPU\_DM\_EN activates the 1.5k $\Omega$  DM pull-up resistor
- RPD\_DP\_EN activates the 15k $\Omega$  DP pull-down resistor
- RPD\_DM\_EN activates the 15k $\Omega$  DM pull-down resistor
- HSTERM\_EN activates the 45 $\Omega$  DP and DM High Speed termination resistors

**Table 5.1 DP/DM Termination vs. Signaling Mode**

SIGNALING MODE	ULPI REGISTER SETTINGS					USB333X TERMINATION RESISTOR SETTINGS				
	<i>XcvrSelect[1:0]</i>	<i>TermSelect</i>	<i>OpMode[1:0]</i>	<i>DpPulldown</i>	<i>DmPulldown</i>	RPU_DP_EN	RPU_DM_EN	RPD_DP_EN	RPD_DM_EN	HSTERM_EN
<b>General Settings</b>										
Tri-State Drivers, <a href="#">Note 5.4</a>	XXb	Xb	01b	Xb	Xb	0b	0b	0b	0b	0b
Power-up or VBUS < V <sub>SESSEND</sub>	01b	0b	00b	1b	1b	0b	0b	1b	1b	0b
<b>Host Settings</b>										
Host Chirp	00b	0b	10b	1b	1b	0b	0b	1b	1b	1b
Host High Speed	00b	0b	00b	1b	1b	0b	0b	1b	1b	1b
Host Full Speed	X1b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host HS/FS Suspend	01b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host HS/FS Resume	01b	1b	10b	1b	1b	0b	0b	1b	1b	0b
Host Low Speed	10b	1b	00b	1b	1b	0b	0b	1b	1b	0b

Table 5.1 DP/DM Termination vs. Signaling Mode (continued)

SIGNALING MODE	ULPI REGISTER SETTINGS					USB333X TERMINATION RESISTOR SETTINGS				
	<i>XcvrSelect[1:0]</i>	<i>TermSelect</i>	<i>OpMode[1:0]</i>	<i>DpPulldown</i>	<i>DmPulldown</i>	<i>RPU_DP_EN</i>	<i>RPU_DM_EN</i>	<i>RPD_DP_EN</i>	<i>RPD_DM_EN</i>	<i>HSTERM_EN</i>
Host LS Suspend	10b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host LS Resume	10b	1b	10b	1b	1b	0b	0b	1b	1b	0b
Host Test J/Test_K	00b	0b	10b	1b	1b	0b	0b	1b	1b	1b
<b>Peripheral Settings</b>										
Peripheral Chirp	00b	1b	10b	0b	0b	1b	0b	0b	0b	0b
Peripheral HS	00b	0b	00b	0b	0b	0b	0b	0b	0b	1b
Peripheral FS	01b	1b	00b	0b	0b	1b	0b	0b	0b	0b
Peripheral HS/FS Suspend	01b	1b	00b	0b	0b	1b	0b	0b	0b	0b
Peripheral HS/FS Resume	01b	1b	10b	0b	0b	1b	0b	0b	0b	0b
Peripheral LS	10b	1b	00b	0b	0b	0b	1b	0b	0b	0b
Peripheral LS Suspend	10b	1b	00b	0b	0b	0b	1b	0b	0b	0b
Peripheral LS Resume	10b	1b	10b	0b	0b	0b	1b	0b	0b	0b
Peripheral Test J/Test K	00b	0b	10b	0b	0b	0b	0b	0b	0b	1b
OTG device, Peripheral Chirp	00b	1b	10b	0b	1b	1b	0b	0b	1b	0b
OTG device, Peripheral HS	00b	0b	00b	0b	1b	0b	0b	0b	1b	1b
OTG device, Peripheral FS	01b	1b	00b	0b	1b	1b	0b	0b	1b	0b
OTG device, Peripheral HS/FS Suspend	01b	1b	00b	0b	1b	1b	0b	0b	1b	0b
OTG device, Peripheral HS/FS Resume	01b	1b	10b	0b	1b	1b	0b	0b	1b	0b
OTG device, Peripheral Test J/Test K	00b	0b	10b	0b	1b	0b	0b	0b	1b	1b
<b>Charger Detection</b>										
Connect Detect	01b	0b	00b	0b	1b	0b	0b	0b	1b	0b
Any combination not defined above, <a href="#">Note 5.5</a>						0b	0b	1b	1b	0b

**Note:** This is equivalent to Table 40, Section 4.4 of the ULPI 1.1 specification.

**Note:** USB333x does not support operation as an upstream hub port. See [Chapter 6.4.1.3](#).

**Note 5.4** When **RESETB** = 0 The HS termination will tri-state the USB drivers.

**Note 5.5** The transceiver operation is not guaranteed in a combination that is not defined.

## Datasheet

The USB333x uses the 27% resistor ECN resistor tolerances. The resistor values are shown in [Table 4.6](#).

## 5.3 Bias Generator

This block consists of an internal bandgap reference circuit used for generating the driver current and the biasing of the analog circuits. This block requires an external 8.06K $\Omega$ , 1% tolerance, reference resistor connected from **RBIAS** to ground. This resistor should be placed as close as possible to the USB333x to minimize the trace length. The nominal voltage at **RBIAS** is 0.8V +/- 10% and therefore the resistor will dissipate approximately 80 $\mu$ W of power.

## 5.4 Integrated Low Jitter PLL

The USB333x uses an integrated low jitter phase locked loop (PLL) to provide a clean 480MHz clock required for HS USB signal quality. This clock is used by the PHY during both transmit and receive. The USB333x PLL requires an accurate frequency reference to be driven on the **REFCLK** pin.

### 5.4.1 REFCLK Frequency Selection

The USB333x PLL is designed to operate in one of two reference clock modes. In the first mode, the 60MHz ULPI clock is driven on the **REFCLK** pin. In the second mode a reference clock is driven on the **REFCLK** pin. The Link is driving the ULPI clock, in the first mode, and this is referred to as **ULPI Clock In Mode**. In the second mode, the USB333x generates the ULPI clock, and this is referred to as **ULPI Clock Out Mode**.

During start-up, the USB333x monitors the **CLKOUT** pin. If a connection to **VDD18** (USB3330, USB3331, USB3336, and USB3338) or **VDDIO** (USB3333) is detected, the USB333x is configured for a 60MHz ULPI reference clock driven on the **REFCLK** pin. [Section 5.4.1.2](#) and [Section 5.4.1.1](#) describe how to configure the USB333x for either ULPI Clock In Mode or ULPI Clock Out Mode.

For the USB3331, USB3336, and USB3338, the reference clock frequency required is shown in [Order Numbers](#): on page 2.

For the USB3330 and USB3333, the reference clock frequency required is determined by the settings of the **REF** pins(s). The pins should either be connected to **VDD33** or **GND**. The reference frequency selection options are shown in [Table 5.2](#) and [Table 5.3](#).

**Table 5.2 REF[1:0] vs. required frequency at REFCLK (USB3330)**

REF[1:0]	REFCLK FREQUENCY
00	19.2 MHz
01	26 MHz
10	13 MHz
11	24 MHz

Table 5.3 REF[0] vs. required frequency at REFCLK (USB3333)

REF[0]	REFCLK FREQUENCY
0	19.2 MHz
1	26 MHz

#### 5.4.1.1 ULPI Clock Output Mode

When using ULPI Clock Output Mode, the USB333x generates the 60MHz ULPI clock used by the Link. In this mode, the **REFCLK** pin must be driven with the model-specific frequency, and the **CLKOUT** pin sources the 60MHz ULPI clock to the Link. When using ULPI Clock Output Mode, the system must not drive the **CLKOUT** pin following POR or hardware reset with a voltage that exceeds the value of  $V_{IH\_ED}$  provided in Table 4.4. An example of ULPI Clock Out Mode is shown in Figure 8.1

After the PLL has locked to the correct frequency, the USB333x generates the 60MHz ULPI clock on the **CLKOUT** pin, and de-asserts **DIR** to indicate that the PLL is locked. The USB333x is guaranteed to start the clock within the time specified in Table 4.3, and it will be accurate to within  $\pm 500\text{ppm}$ . For Host applications the ULPI *AutoResume* bit should be enabled. This is described in Section 6.4.1.4.

When using ULPI Clock Output Mode, the edges of the reference clock do not need to be aligned in any way to the ULPI interface signals. There is no need to align the phase of the **REFCLK** and the **CLKOUT**.




Figure 5.6 Configuring the USB333x for ULPI Clock Output Mode

#### 5.4.1.2 ULPI Clock Input Mode (60MHz REFCLK Mode)

When using ULPI Clock Input Mode, the Link must supply the 60MHz ULPI clock to the USB333x. In this mode the 60MHz ULPI Clock is connected to the **REFCLK** pin, and the **CLKOUT** pin is tied high to **VDD18** (USB3330, USB3331, USB3336, and USB3338) or **VDDIO** (USB3333). An example of ULPI Clock In Mode is shown in Figure 8.2.

After the PLL has locked to the correct frequency, the USB333x will de-assert **DIR** and the Link can begin using the ULPI interface. The USB333x is guaranteed to start the clock within the time specified in Table 4.3. For Host applications, the ULPI *AutoResume* bit should be enabled. This is described in Section 6.4.1.4.

For the USB3330 and USB3333, the **REF** pin(s) should be tied to ground.




Figure 5.7 Configuring the USB333x for ULPI Clock Input Mode

#### 5.4.2 REFCLK Amplitude

The reference clock should be connected to the **REFCLK** pin as shown in the application diagrams, [Figure 8.1](#) and [Figure 8.2](#). The **REFCLK** pin is designed to be driven with a square wave from 0V to  $V_{DD18}$ , but can be driven with a square wave from 0V to as high as 3.6V. The USB333x uses only the positive edge of the **REFCLK**.

If a digital reference is not available, the **REFCLK** pin can be driven by an analog sine wave that is AC coupled into the **REFCLK** pin. If using an analog clock the DC bias should be set at the mid-point of the **VDDIO** supply or the  $V_{DD18}$  regulator output. Use a bias circuit as shown in [Figure 5.8](#). The amplitude must be greater than 300mV peak to peak. The component values provided in [Figure 5.8](#) are for example only. The actual values should be selected to satisfy system requirements.

The **REFCLK** amplitude must comply with the signal amplitudes shown in [Table 4.5](#) and the duty cycle in [Table 4.3](#).




Figure 5.8 Example of circuit used to shift a reference clock common-mode voltage level.

### 5.4.3 REFCLK Jitter

The USB333x is tolerant to jitter on the reference clock. The **REFCLK** jitter should be limited to a peak to peak jitter of less than 1nS over a 10uS time interval. If this level of jitter is exceeded when configured for either ULPI Clock Input Mode or ULPI Clock Output Mode, the USB333x High Speed eye diagram may be degraded.

The frequency accuracy of the REFCLK must meet the +/- 500ppm requirement as shown in [Table 4.3](#).

### 5.4.4 REFCLK Enable/Disable

The **REFCLK** should be enabled when the **RESETB** pin is brought high. The ULPI interface will start running after the time specified in [Table 4.3](#). If the reference clock enable is delayed relative to the **RESETB** pin, the ULPI interface will start operation delayed by the same amount. The reference clock can be run at anytime the **RESETB** pin is low without causing the USB333x to start-up or draw current.

When the USB333x is placed in Low Power Mode or CarKit Mode, the reference clock can be stopped after the final ULPI register write is complete. The **STP** pin is asserted to bring the USB333x out of Low Power Mode. The reference clock should be started at the same time **STP** is asserted to minimize the USB333x start-up time.

If the reference clock is stopped while in ULPI Synchronous mode the PLL will come out of lock and the frequency of oscillation will decrease to the minimum allowed by the PLL design. If the reference clock is stopped during a USB session, the session may drop.

## 5.5 Internal Regulators and POR

The USB333x includes integrated power management functions, including a Low-Dropout regulator that can be used to generate the 3.3V USB supply, an integrated 1.8V regulator, and a POR generator described in [Section 5.5.2](#).

### 5.5.1 Integrated Low Dropout Regulators

The USB333x includes two integrated linear regulators. Power sourced at the **VBAT** pin is regulated to 3.3V and 1.8V output on the **VDD33** and **VDD18** pins. To ensure stability, both regulators require an external bypass capacitor as specified in [Table 4.12](#) placed as close to the pins as possible. **VBAT** and **VDD33** should never be shorted together.

The USB333x regulators are designed to generate the 3.3 Volt and 1.8 Volt supplies for the USB333x only. Using the regulators to provide current for other circuits is not recommended and SMSC does not guarantee USB performance or regulator stability.

During USB UART mode the 3.3V regulator output voltage can be changed to allow the USB333x to work with UARTs operating at different operating voltages. The 3.3V regulator output is configured to the voltages shown in [Table 4.12](#) with the *UART RegOutput[1:0]* bits in the [USB IO & Power Management](#) register.

The regulators are enabled by the **RESETB** pin. When **RESETB** pin is low both regulators are disabled and the regulator outputs are pulled low by weak pull-down. The **RESETB** pin must be brought high to enable the regulators.

For peripheral-only or host-only bus-powered applications, the **VBAT** supply shown below in [Figure 5.9](#) may be connected to the **VBUS** pin of the USB connector for bus powered applications. In this configuration, external overvoltage protection is required to protect the **VBAT** supply from any transient voltage present at the **VBUS** pin of the USB connector. Additionally, the **VBAT** input must never be exposed to a voltage that exceeds  $V_{VBAT}$ . (See [Table 3.2](#).)

## Datasheet

Also in this configuration, the VBUS line must never be connected to a system utilizing a +30V **VBUS** level (i.e. Some USB battery chargers). SMSC does not recommend connecting the **VBAT** pin directly to the VBUS terminal of the USB connector.




Figure 5.9 Powering the USB333x from VBUS

### 5.5.2 Power On Reset (POR)

The USB333x provides a POR circuit that generates an internal reset pulse after the **VDD18** supply is stable. After the internal POR goes high the USB333x will release from reset and begin normal ULPI operation as described in [Section 5.10](#).

The ULPI registers will power up in their default state summarized in [Table 7.1](#) when the 1.8V supply comes up. Cycling the **RESETB** pin can also be used to reset the ULPI registers to their default state (and reset all internal state machines) by bringing the pin low for a minimum of 1 microsecond and then high. It is not necessary to wait for the **VDD33** and **VDD18** pins to discharge to 0 volts to reset the part.

The **RESETB** pin must be pulled high to enable the 3.3V and 1.8V regulators. A pull-down resistor is not present on the **RESETB** pin and therefore the system should drive the **RESETB** pin to the desired state at all times. If the system does not need to place the USB333x into reset mode the **RESETB** pin should be connected to **VDD18** (USB3330, USB3331, USB3336, and USB3338) or **VDDIO** (USB3333).

### 5.5.3 Recommended Power Supply Sequence

For USB operation, the USB333x requires a valid voltage on the **VBAT** and **VDDIO** pins. The **VDD33** and **VDD18** regulators are automatically enabled when the **RESETB** pin is brought high. For the USB3333, [Table 5.4](#) presents the power supply configurations in more detail.



The **RESETB** pin can be held low until the **VBAT** supply is stable. If the Link is not ready to interface the USB333x, the Link may choose to hold the **RESETB** pin low until it is ready to control the ULPI interface.

**Table 5.4 Operating Mode vs. Power Supply Configuration**

VBAT	VDDIO	RESETB	OPERATING MODES AVAILABLE
0	0	0	Powered Off
1	X	0	RESET Mode. (Note 5.10)
1	1	1	Full USB operation as described in Chapter 6.

**Note 5.10** VDDIO must be present for ULPI pins to tri-state.

### 5.5.4 Start-Up

The power on default state of the USB333x is ULPI Synchronous mode. The USB333x requires the following conditions to begin operation: the power supplies must be stable, the **REFCLK** must be present and the **RESETB** pin must be high. After these conditions are met, the USB333x will begin ULPI operation that is described in Chapter 6.

Figure 5.11 below shows a timing diagram to illustrate the start-up of the USB333x. At T0, the supplies are stable and the USB333x is held in reset mode. At T1, the Link drives **RESETB** high after the **REFCLK** has started. The **RESETB** pin may be brought high asynchronously to **REFCLK**. Once, the 3.3V and 1.8V internal supplies become stable the USB333x will apply the 15Kohm pull downs to the data bus and assert **DIR** until the internal PLL has locked. After the PLL has locked, the USB333x will check that the Link has de-asserted **STP** and at T2 it will de-assert **DIR** and begin ULPI operation.

The ULPI bus will be available as shown in Figure 5.11 in the time defined as  $T_{START}$  given in Table 4.3. If the **REFCLK** signal starts after the **RESETB** pin is brought high, then time T0 will begin when **REFCLK** starts.  $T_{START}$  also assumes that the Link has de-asserted **STP**. If the Link has held **STP** high the USB333x will hold **DIR** high until **STP** is de-asserted. When the LINK de-asserts **STP**, it must be ready drive the ULPI data bus to idle (00h) for a minimum of one clock cycle after **DIR** de-asserts.




Figure 5.11 ULPI Start-up Timing

## 5.6 USB On-The-Go (OTG)

The USB333x provides support for the USB OTG protocol. OTG allows the USB333x to be dynamically configured as a host or peripheral depending on the type of cable inserted into the Micro-AB receptacle. When the Micro-A plug of a cable is inserted into the Micro-AB receptacle, the USB device becomes the A-device. When a Micro-B plug is inserted, the device becomes the B-device. The OTG A-device behaves similar to a Host while the B-device behaves similar to a peripheral. The differences are covered in the “On-The-Go Supplement to the USB 2.0 Specification”. In applications where only USB Host or USB Peripheral is required, the OTG Module is unused.

### 5.6.1 ID Resistor Detection

The ID pin of the USB connector is monitored by the ID pin of the USB333x to detect the attachment of different types of USB devices and cables. For device only applications that do not use the ID signal the ID pin should be connected to VDD33. The block diagram of the ID detection circuitry is shown in [Figure 5.12](#) and the related parameters are given in [Table 4.9](#).




Figure 5.12 USB333x ID Resistor Detection Circuitry

### 5.6.1.1 USB OTG Operation

The USB333x can detect **ID** grounded and **ID** floating to determine if an A or B cable has been inserted. The A plug will ground the **ID** pin while the B plug will float the **ID** pin. These are the only two valid states allowed in the OTG Protocol.

To monitor the status of the **ID** pin, the Link activates the *IdPullup* bit in the **OTG Control** register, waits 50mS and then reads the status of the *IdGnd* bit in the **USB Interrupt Status** register. If an A cable has been inserted the *IdGnd* bit will read 0. If a B cable is inserted, the **ID** pin is floating and the *IdGnd* bit will read 1.

The USB333x provides an integrated weak pull-up resistor on the **ID** pin,  $R_{IDW}$ . This resistor is present to keep the **ID** pin in a known state when the *IdPullup* bit is disabled and the **ID** pin is floated. In addition to keeping the **ID** pin in a known state, it enables the USB333x to generate an interrupt to inform the link when a cable with a resistor to ground has been attached to the **ID** pin. The weak pull-up is small enough that the largest valid RID resistor pulls the **ID** pin low and causes the *IdGnd* comparator to go low.

After the link has detected an **ID** pin state change, the RID converter can be used to determine the resistor value as described in [Section 5.6.1.2](#).

### 5.6.1.2 Measuring ID Resistance to Ground

The Link can use the integrated resistance measurement capabilities of the USB333x to determine the value of an ID resistance to ground. [Table 5.5](#) details the values of resistance to ground that the USB333x can detect.

**Table 5.5 Valid Values of ID Resistance to Ground**

ID RESISTANCE TO GROUND	RID VALUE
Ground	000
75Ω +/-1%	001
102kΩ +/-1%	010
200kΩ +/-1%	011
Floating	101

**Note:** IdPullUp = 0

The ID resistance to ground can be read while the USB333x is in Synchronous Mode. When a resistor to ground is attached to the ID pin, the state of the IdGnd comparator will change. After the Link has detected ID transition to ground, it can use the methods described in [Section 6.8](#) to operate the Rid converter.

### 5.6.1.3 Using IdFloat Comparator (not recommended)

**Note:** The ULPI specification details a method to detect a 102kΩ resistance to ground using the IdFloat comparator. This method can only detect 0ohms, 102kΩ, and floating terminations of the ID pin. Due to this limitation it is recommended to use the RID Converter as described in [Section 5.6.1.2](#).

The ID pin can be either grounded, floated, or connected to ground with a 102kΩ external resistor. To detect the 102K resistor, set the *idPullup* bit in the [OTG Control](#) register, causing the USB333x to apply the 100K internal pull-up connected between the ID pin and VDD33. Set the *idFloatRise* and *idFloatFall* bits in the [Carkit Interrupt Enable](#) register to enable the IdFloat comparator to generate an RXCMD to the Link when the state of the IdFloat changes. As described in [Figure 6.3](#), the *alt\_int* bit of the RXCMD will be set. The values of IdGnd and IdFloat are shown for the three types cables that can attach to the USB Connector in [Table 5.6](#).

**Table 5.6 IdGnd and IdFloat vs. ID Resistance to Ground**

ID RESISTANCE	IDGND	IDFLOAT
Float	1	1
102K	1	0
GND	0	0

**Note:** The ULPI register bits *idPullup*, *idFloatRise*, and *idFloatFall* should be enabled.

To save current when an A Plug is inserted, the internal 102kΩ pull-up resistor can be disabled by clearing the *idPullup* bit in the [OTG Control](#) register and the *idFloatRise* and *idFloatFall* bits in both the [USB Interrupt Enable Rising](#) and [USB Interrupt Enable Falling](#) registers. If the cable is removed the weak R<sub>IDW</sub> will pull the ID pin high.

The *IdGnd* value can be read using the ULPI [USB Interrupt Status](#) register, bit 4. In host mode, it can be set to generate an interrupt when *IdGnd* changes by setting the appropriate bits in the [USB Interrupt Enable Rising](#) and [USB Interrupt Enable Falling](#) registers. The *IdFloat* value can be read by reading the ULPI [Carkit Interrupt Status](#) register bit 0.

**Note:** The IdGnd switch has been provided to ground the ID pin for future applications.

### 5.6.2 VBUS Monitoring and VBUS Pulsing

The USB333x includes all of the VBUS comparators required for OTG. The VbusValid, SessVld, and SessEnd comparators shown in Figure 5.13 are fully integrated into the USB333x. These comparators are used to monitor changes in the VBUS voltage, and the state of each comparator can be read from the USB Interrupt Status register.

The VbusValid comparator is used by the Link, when configured as an A device, to ensure that the VBUS voltage on the cable is valid. The SessVld comparator is used by the Link when configured as both an A or B device to indicate a session is requested or valid. Finally the SessEnd comparator is used by the B-device to indicate a USB session has ended.

Also included in the VBUS Monitor and Pulsing block are the resistors used for VBUS pulsing in SRP. The resistors used for VBUS pulsing include a pull-down to ground and a pull-up to VDD33.

In some applications, voltages much greater than 5.5V may be present at the VBUS pin of the USB connector. The USB333x includes an over voltage protection circuit that protects the VBUS pin of the USB333x from excessive voltages as shown in Figure 5.13.




Figure 5.13 USB333x OTG VBUS Block

#### 5.6.2.1 SessEnd Comparator

The SessEnd comparator is used during the Session Request Protocol (SRP). The comparator is used by the B-device to detect when a USB session has ended and it is safe to start Vbus Pulsing to request a USB session from the A-device. When VBUS goes below the threshold in Table 4.8, the USB session is considered to be ended, and SessEnd will transition from 0 to 1. The SessEnd comparator can be

## Datasheet

disabled by clearing this bit in both the [USB Interrupt Enable Rising](#) and [USB Interrupt Enable Falling](#) registers. When disabled, the SessEnd bit in the [USB Interrupt Status](#) register will read 0.

The SessEnd Comparator is only used when configured as an OTG device. If the USB333x is used as a Host or Device only the SessEnd Comparator should be disabled, using the method described above.

### 5.6.2.2 SessVld Comparator

The SessVld comparator is used when the PHY is configured as both an A and B device. When configured as an A device, the SessVld is used to detect Session Request protocol (SRP). When configured as a B device, SessVld is used to detect the presence of VBUS. The SessVld comparator output can also be read from the [USB Interrupt Status](#) register. The SessVld comparator will also generate an RX CMD, as detailed in [Section 6.3.1](#), anytime the comparator changes state. The SessVld interrupts can be disabled by clearing this bit in both the [USB Interrupt Enable Rising](#) and [USB Interrupt Enable Falling](#) registers. When the interrupts are disabled, the SessVld comparator is still operational and will generate RX CMD's. The SessVld comparator trip point is detailed in [Table 4.9](#).

**Note:** The OTG Supplement specifies a voltage range for A-Device Session Valid and B-Device Session Valid comparator. The USB333x PHY combines the two comparators into one and uses the narrower threshold range.

### 5.6.2.3 VbusValid Comparator

The VbusValid comparator is only used when the USB333x is configured as a host that can supply less than 100mA VBUS current. In the USB protocol, the A-device supplies the VBUS voltage and is responsible to ensure it remains within a specified voltage range. The VbusValid comparator can be disabled by clearing this bit in both the [USB Interrupt Enable Rising](#) and [USB Interrupt Enable Falling](#) registers. When disabled, bit 1 of the [USB Interrupt Status](#) register will return a 0. The VbusValid comparator threshold values are detailed in [Table 4.9](#).

If the USB333x is used as a Device only the VbusValid Comparator should be disabled, using the method described above.

The USB333x includes the external VbusValid indicator logic as detailed in the ULPI Specification. The external VbusValid indicator is tied to a logic one. The decoding of this logic is shown in [Table 5.7](#) below. By default this logic is disabled.

**Table 5.7 External VBUS Indicator Logic**

TYPICAL APPLICATION	USE EXTERNAL VBUS INDICATOR	INDICATOR PASS THRU	INDICATOR COMPLEMENT	RXCMD VBUSVALID ENCODING SOURCE
OTG Device	0	X	X	Internal VbusValid comparator (Default)
	1	1	0	Fixed 1
	1	1	1	Fixed 0
	1	0	0	Internal VbusValid comparator.
	1	0	1	Fixed 0

Table 5.7 External VBUS Indicator Logic (continued)

TYPICAL APPLICATION	USE EXTERNAL VBUS INDICATOR	INDICATOR PASS THRU	INDICATOR COMPLEMENT	RXCMD VBUSVALID ENCODING SOURCE
Standard Host	1	1	0	Fixed 1
	1	1	1	Fixed 0
Standard Peripheral	0	X	X	Internal VbusValid comparator. This information should not be used by the Link. (Note 5.14)

**Note 5.14** A peripheral should not use VbusValid to detect a USB connection and begin operation. The peripheral should use SessValid to detect the presence of VBUS on the USB connector. VbusValid should only be used for USB Host and OTG A-device applications.

#### 5.6.2.4 VBUS Pulsing with Pull-up and Pull-down Resistors

In addition to the internal VBUS comparators, the USB333x also includes the integrated VBUS pull-up and pull-down resistors used for VBUS Pulsing during OTG Session Request Protocol. To discharge the VBUS voltage so that a Session Request can begin, the USB333x provides a pull-down resistor from **VBUS** to **GND**. This resistor is controlled by the *DischargeVbus* bit 3 of the **OTG Control** register. The pull-up resistor is connected between VBUS and VDD33. This resistor is used to pull VBUS above 2.1 volts so that the A-Device knows that a USB session has been requested. The state of the pull-up resistor is controlled by the bit 4 *ChargeVbus* of the **OTG Control** register. The Pull-Up and Pull-Down resistor values are detailed in [Table 4.9](#).

The internal VBUS Pull-up and Pull-down resistors are designed to include the  $R_{VBUS}$  external resistor in series. This external resistor is used by the VBUS Over voltage protection described below.

#### 5.6.2.5 VBUS Input Impedance

The OTG Supplement requires an A-Device that supports Session Request Protocol to have a VBUS input impedance less than 100k $\Omega$  and greater the 40k $\Omega$  to ground. The USB333x provides a 75k $\Omega$  resistance to ground,  $R_{VB}$ . The  $R_{VB}$  resistor tolerance is detailed in [Table 4.9](#).

#### 5.6.2.6 VBUS Over Voltage Protection (OVP)

The USB333x provides an integrated over voltage protection circuit to protect the **VBUS** pin from excessive voltages that may be present at the USB connector. The over voltage protection circuit works with an external resistor ( $R_{VBUS}$ ) by drawing current across the resistor to reduce the voltage at the **VBUS** pin.

When voltage at the **VBUS** pin exceeds 5.5V, the Over voltage Protection block will sink current to ground until VBUS is below 5.5V. The current drops the excess voltage across  $R_{VBUS}$  and protects the USB333x **VBUS** pin. The required  $R_{VBUS}$  value is dependent on the operating mode of the USB333x as shown in [Table 5.8](#).

**Table 5.8 Required R<sub>VBUS</sub> Resistor Value**

OPERATING MODE	R <sub>VBUS</sub>
Device only	20kΩ ±5%
OTG Host Capable of less than 100mA of current on VBUS	1kΩ ±5%
Host or OTG Host capable of >100mA <i>UseExternalVbusIndicator = 1</i>	1kΩ ±5%

The Over voltage Protection circuit is designed to protect the USB333x from continuous voltages up to 30V on the R<sub>VBUS</sub> resistor.

The R<sub>VBUS</sub> resistor must be sized to handle the power dissipated across the resistor. The resistor power can be found using the equation below:

$$P_{R_{VBUS}} = \frac{(V_{\text{protect}} - 5.0)^2}{R_{VBUS}}$$

Where:

- V<sub>protect</sub> is the VBUS protection required.
- R<sub>VBUS</sub> is the resistor value, 1kΩ or 20kΩ.
- P<sub>R<sub>VBUS</sub></sub> is the required power rating of R<sub>VBUS</sub>.

For example, protecting a peripheral or device only application to 15V would require a 20kΩ R<sub>VBUS</sub> resistor with a power rating of 0.01W. To protect an OTG product to 15V would require a 1kΩ R<sub>VBUS</sub> resistor with a power rating of 0.1W.

### 5.6.3 Driving External VBUS

The USB333x monitors VBUS as described in [VBUS Monitoring and VBUS Pulsing](#). The USB333x does not provide an external output for the *DrvVbusExternal* ULPI register. For OTG and Host applications, the external VBUS supply or power switch must be controlled by the Link as shown in [Figure 8.2](#).

## 5.7 USB UART Support

The USB333x provides support for the USB UART interface as detailed in the ULPI specification and the former CEA-936A specification. The USB333x can be placed in UART Mode using the method described in [Section 6.7](#), and the regulator output will automatically switch to the value configured by the *UART RegOutput bits in the USB IO & Power Management* register. While in UART mode, the Linestate signals cannot be monitored on the DATA[0] and DATA[1] pins.

## 5.8 USB Charger Detection Support

The following blocks allow the USB333x to detect when a Battery Charger, Charging Host Port, or a USB Host is attached to the USB connector. The USB333x can also be configured to appear as a Charging Host Port. The charger detection circuitry should be disabled during USB operation.






Figure 5.15 USB Charger Detection Block Diagram

**Note:** The *italic names* in the Figure 5.15 correspond to bits in the ULPI register set.

The charger detection circuitry runs from the **VDD33** supply and requires that the **VDD33** supply to be present to run the charger detection circuitry. The **VDD33** supply is present anytime the **RESETB** pin is pulled high and **VBAT** is present. The charger detection circuits are fully functional while in Low Power Mode ( $Suspendm = 0$ ). The status of the *VdatDet* can be relayed back to the Link through the ULPI interrupts in both Synchronous mode and Low Power Mode.

### 5.8.1 Active Analog Charger Detection

The USB333x includes the active analog charger detection specified in the USB-IF Battery Charging Specification. The additional analog circuitry will allow the USB333x to:

1. Detect a USB Charger that has shorted DP and DM together
2. Detect a USB Host/Charger
3. Behave as a USB Host/Charger

The charger detection circuitry is shown in Figure 5.15.

## Datasheet

The *VdatDet* output is qualified with the *Linestate[1:0]* value. If the *Linestate* is not equal to 00 the *VdatDet* signal will not assert.

Table 5.9 USB Charger Setting vs. Modes

CHARGER DETECTION MODES	<i>VDatSrcEn</i>	<i>IDatSinkEn</i>	<i>ContactDetEn</i>	<i>HostChrgEn</i>	<i>DpPulldown</i>	<i>DmPulldown</i>
Device Connect Detect (The Connect Detect setting in Table 5.1 must be followed)	0	0	1	0	0	1
Device Charger Detection	1	1	0	0	0	0
Device USB Operation	0	0	0	0	0	0
Charging Host Port, no charging device attached and SE0 ( <i>VdatDet</i> = 0)	0	1	0	1	1	1
Charging Host Port, charging device attached ( <i>VdatDet</i> = 1)	1	1	0	1	1	1
Charging Host Port USB Operation	0	0	0	1	1	1

## 5.8.2 Resistive Charger Detection

**Note:** The Resistive Charger Detection has been superseded by the [Active Analog Charger Detection](#) detailed above. It is recommended that new designs use the [Active Analog Charger Detection](#).

To support the detection and identification of different types of USB chargers the USB333x provides integrated pull-up resistors,  $R_{CD}$ , on both **DP** and **DM**. These pull-up resistors along with the single ended receivers can be used to determine the type of USB charger attached. Reference information on implementing charger detection is provided in [Section 8.2, "USB Charger Detection"](#).

Table 5.10 USB Weak Pull-up Enable

RESETB	DP PULLUP ENABLE	DM PULLUP ENABLE
0	0	0
1	<i>ChargerPullupEnableDP</i>	<i>ChargerPullupEnableDM</i>

**Note:** *ChargerPullupEnableDP* and *ChargerPullupEnableDM* are enabled in the [USB IO & Power Management](#) register.

## 5.9 USB Audio Support (USB3331, USB3336, and USB3338)

**Note:** The USB333x supports "USB Digital Audio" through the USB protocol in ULPI and USB Serial modes described in [Section 6](#).

The USB333x provides two low resistance analog switches that allow analog audio to be multiplexed over the DP and DM terminals of the USB connector. The audio switches are shown in [Figure 5.1](#). The electrical characteristics of the USB Audio Switches are provided in [Table 4.11](#).

During normal USB operation the switches are off. When USB Audio is desired the switches can be turned “on” by enabling the *SpkLeftEn*, *SpkRightEn*, or *MicEn* bits in the [Carkit Control](#) register as described in [Section 6.7.2](#). These bits are disabled by default.

The **RESETB** pin must be high when using the analog switches so that the **VDD33** supply is present. If the **VDD33** supply is applied externally and **RESETB** is held low the switches will be off.

In addition to USB Audio support the switches could also be used to multiplex a second Full Speed USB PHY to the USB connector. The signal quality will be degraded slightly due to the “on” resistance of the switches. The USB333x single-ended receivers described in [Section 5.2.1](#) are enabled while in synchronous mode and are disabled when Carkit Mode is entered.

The USB333x does not provide the DC bias for the audio signals. The **SPK\_R** and **SPK\_L** pins should be biased to 1.65V when audio signals are routed through the USB333x. This DC bias is necessary to prevent the audio signal from swinging below ground and being clipped by ESD Diodes.

When the system is not using the USB Audio switches, the **SPK\_R** and **SPK\_L** switches should be disabled.


# Chapter 6 ULPI Operation

## 6.1 ULPI Introduction

The USB333x uses the industry standard ULPI digital interface for communication between the transceiver and Link (device controller). The ULPI interface is designed to reduce the number of pins required to connect a discrete USB transceiver to an ASIC or digital controller. For example, a full UTMI+ Level 3 OTG interface requires 54 signals while a ULPI interface requires only 12 signals.

The ULPI interface is documented completely in the “UTMI+ Low Pin Interface (ULPI) Specification Revision 1.1”. The following sections describe the operating modes of the USB333x digital interface.

Figure 6.1 illustrates the block diagram of the ULPI digital functions. It should be noted that this USB333x does not use a “ULPI wrapper” around a UTMI+ PHY core as the ULPI specification implies.



**NOTE:**  
The ULPI interface is a wrapperless design.

Figure 6.1 ULPI Digital Block Diagram

The advantage of a “wrapper-less” architecture is that the USB333x has a lower USB latency than a design which must first register signals into the PHY’s wrapper before the transfer to the transceiver core. A low latency PHY allows a wrapper around a UTMI Link to be used and still make the required USB turn-around timing required by the USB 2.0 specification.

RxEndDelay maximum allowed by the UTMI+/ULPI for 8-bit data is 63 High Speed clocks. USB333x uses a low latency High Speed receiver path to lower the RxEndDelay to 43 High Speed clocks. This low latency design gives the Link more cycles to make decisions and reduces the Link complexity. This is the result of the “wrapper less” architecture of the USB333x. This low RxEndDelay should allow legacy UTMI Links to use a “wrapper” to convert the UTMI+ interface to a ULPI interface.

In [Figure 6.1](#), a single ULPI Protocol Block decodes the ULPI 8-bit bi-directional bus when the Link addresses the PHY. The Link must use the **DIR** output to determine direction of the ULPI data bus. The USB333x is the “bus arbitrator”. The ULPI Protocol Block will route data/commands to the transmitter or the ULPI register array.

### 6.1.1 ULPI Interface Signals

The UTMI+ Low Pin Interface (ULPI) uses a 12-pin interface to connect a USB Transceiver to an external Link. The reduction of external pins, relative to UTMI+, is accomplished implementing the relatively static configuration pins (i.e. xcvrselect[1:0], termselect, opmode[1:0], and DpPullDown DmPulldown) as an internal register array.

An 8-bit bi-directional data bus clocked at 60MHz allows the Link to access this internal register array and transfer USB packets to and from the PHY. The remaining 3 pins function to control the data flow and arbitrate the data bus.

Direction of the 8-bit data bus is controlled by the **DIR** output from the PHY. Another output, **NXT**, is used to control data flow into and out of the device. Finally, **STP**, which is an input to the PHY, terminates transfers and is used to start up and resume from Low Power Mode.

The ULPI Interface signals are described below in [Table 6.1](#).

**Table 6.1 ULPI Interface Signals**

SIGNAL	DIRECTION	DESCRIPTION
<b>CLK</b>	I/O	60MHz ULPI clock. All ULPI signals are driven synchronous to the rising edge of this clock. This clock can be either driven by the PHY or the Link as described in <a href="#">Section 5.4.1</a>
<b>DATA[7:0]</b>	I/O	8-bit bi-directional data bus. Bus ownership is determined by DIR. The Link and PHY initiate data transfers by driving a non-zero pattern onto the data bus. ULPI defines interface timing for a single-edge data transfers with respect to rising edge of the ULPI clock.
<b>DIR</b>	OUT	Controls the direction of the data bus. When the PHY has data to transfer to the Link, it drives <b>DIR</b> high to take ownership of the bus. When the PHY has no data to transfer it drives <b>DIR</b> low and monitors the bus for commands from the Link. The PHY will pull <b>DIR</b> high whenever the interface cannot accept data from the Link, such as during PLL start-up.
<b>STP</b>	IN	The Link asserts <b>STP</b> for one clock cycle to stop the data stream currently on the bus. If the Link is sending data to the PHY, <b>STP</b> indicates the last byte of data was on the bus in the previous cycle.
<b>NXT</b>	OUT	The PHY asserts <b>NXT</b> to throttle the data. When the Link is sending data to the PHY, <b>NXT</b> indicates when the current byte has been accepted by the PHY. The Link places the next byte on the data bus in the following clock cycle.

USB333x implements a Single Data Rate (SDR) ULPI interface with all data transfers happening on the rising edge of the 60MHz ULPI Clock while operating in Synchronous Mode. The direction of the

Datasheet

data bus is determined by the state of **DIR**. When **DIR** is high, the PHY is driving **DATA[7:0]**. When **DIR** is low, the Link is driving **DATA[7:0]**.

Each time **DIR** changes, a “turn-around” cycle occurs where neither the Link nor PHY drive the data bus for one clock cycle. During the “turn-around” cycle, the state of **DATA[7:0]** is unknown and the PHY will not read the data bus.

Because USB uses a bit-stuffing encoding, some means of allowing the PHY to throttle the USB transmit data is needed. The ULPI signal **NXT** is used to request the next byte to be placed on the data bus by the Link.

The ULPI interface supports the two basic modes of operation: Synchronous Mode and Asynchronous Mode. Asynchronous Mode includes Low Power Mode, the Serial Modes, and CarKit Mode. In Synchronous Mode, all signals change synchronously with the 60MHz ULPI clock. In asynchronous modes the clock is off and the ULPI bus is redefined to bring out the signals required for that particular mode of operations. The description of synchronous Mode is described in the following sections while the descriptions of the asynchronous modes are described in [Section 6.5](#), [Section 6.6](#), and [Section 6.7](#).

### 6.1.2 ULPI Interface Timing in Synchronous Mode

The control and data timing relationships are given in [Figure 6.2](#) and [Table 4.4](#). All timing is relative to the rising clock edge of the 60MHz ULPI Clock.




Figure 6.2 ULPI Single Data Rate Timing Diagram in Synchronous Mode

## 6.2 ULPI Register Access

The following section details the steps required to access registers through the ULPI interface. At any time **DIR** is low the Link may access the ULPI registers set using the Transmit Command byte. The ULPI registers retain their contents when the PHY is in Low Power Mode, Full Speed/Low Speed Serial Mode, or CarKit Mode.

## 6.2.1 Transmit Command Byte (TX CMD)

A command from the Link begins a ULPI transfer from the Link to the USB333x. Before reading a ULPI register, the Link must wait until **DIR** is low, and then send a Transmit Command Byte (TX CMD) byte. The TX CMD byte informs the USB333x of the type of data being sent. The TX CMD is followed by a data transfer to or from the USB333x. [Table 6.2](#) gives the TX command byte (TX CMD) encoding for the USB333x. The upper two bits of the TX CMD instruct the PHY as to what type of packet the Link is transmitting.

**Table 6.2 ULPI TX CMD Byte Encoding**

COMMAND NAME	CMD BITS[7:6]	CMD BITS[5:0]	COMMAND DESCRIPTION
Idle	00b	000000b	ULPI Idle
Transmit	01b	000000b	USB Transmit Packet with No Packet Identifier (NOPID)
		00XXXXb	USB Transmit Packet Identifier (PID) where DATA[3:0] is equal to the 4-bit PID. P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> where P <sub>3</sub> is the MSB.
Register Write	10b	XXXXXXb	Immediate Register Write Command where: <b>DATA[5:0]</b> = 6-bit register address
		101111b	Extended Register Write Command where the 8-bit register address is available on the next cycle.
Register Read	11b	XXXXXXb	Immediate Register Read Command where: <b>DATA[5:0]</b> = 6-bit register address
		101111b	Extended Register Read Command where the 8-bit register address is available on the next cycle.

## 6.2.2 ULPI Register Write

A ULPI register write operation is given in [Figure 6.3](#). The TX command with a register write **DATA[7:6]** = 10b is driven by the Link at T<sub>0</sub>. The register address is encoded into **DATA[5:0]** of the TX CMD byte.




Figure 6.3 ULPI Register Write in Synchronous Mode

To write a register, the Link will wait until **DIR** is low, and at T0, drive the TX CMD on the data bus. At T2 the PHY will drive **NXT** high. On the next rising clock edge, T3, the Link will write the register data. At T4, the PHY will accept the register data and drive **NXT** low. The Link will drive an Idle on the bus and drive **STP** high to signal the end of the data packet. Finally, at T5, the PHY will latch the data into the register and the Link will pull **STP** low.

**NXT** is used to throttle when the Link drives the register data on the bus. **DIR** is low throughout this transaction since the PHY is receiving data from the Link. **STP** is used to end the transaction and data is registered after the de-assertion of **STP**. After the write operation completes, the Link must drive a ULPI Idle (00h) on the data bus. If the databus is not driven to idle the USB333x may decode the non-zero bus value as an RX Command.

A ULPI extended register write operation is shown in [Figure 6.4](#). To write an extended register, the Link will wait until **DIR** is low, and at T0, drive the TX CMD on the data bus. At T2 the PHY will drive **NXT** high. On the next clock T3 the Link will drive the extended address. On the next rising clock edge, T4, the Link will write the register data. At T5, the PHY will accept the register data and drive **NXT** low. The Link will drive an Idle on the bus and drive **STP** high to signal the end of the data packet. At T5, the PHY will latch the data into the register. Finally, at T6, the Link will drive **STP** low.






Figure 6.4 ULPI Extended Register Write in Synchronous Mode

### 6.2.3 ULPI Register Read

A ULPI register read operation is given in Figure 6.5. The Link drives a TX CMD byte with DATA[7:6] = 11h for a register read. DATA[5:0] of the ULPI TX command byte contain the register address.




Figure 6.5 ULPI Register Read in Synchronous Mode

Datasheet

At T0, the Link will place the TX CMD on the data bus. At T2, the PHY will bring **NXT** high, signaling the Link it is ready to accept the data transfer. At T3, the PHY reads the TX CMD, determines it is a register read, and asserts **DIR** to gain control of the bus. The PHY will also de-assert **NXT**. At T4, the bus ownership has transferred back to the PHY and the PHY drives the requested register onto the data bus. At T5, the Link will read the data bus and the PHY will drop **DIR** low returning control of the bus back to the Link. After the turn around cycle, the Link must drive a ULPI Idle command at T6.

A ULPI extended register read operation is shown in [Figure 6.6](#). To read an extended register, the Link writes the TX CMD with the address set to 2Fh. At T2, the PHY will assert **NXT**, signaling the Link it is ready to accept the extended address. At T3, the Link places the extended register address on the bus. At T4, the PHY reads the extended address, and asserts **DIR** to gain control of the bus. The PHY will also de-assert **NXT**. At T5, the bus ownership has transferred back to the PHY and the PHY drives the requested register onto the data bus. At T6, the Link will read the data bus and the PHY will de-assert **DIR** returning control of the bus back to the Link. After the turn around cycle, the Link must drive a ULPI Idle command at T6.




Figure 6.6 ULPI Extended Register Read in Synchronous Mode

### 6.3 USB333x Receiver


The following section describes how the USB333x uses the ULPI interface to receive USB signaling and transfer status information to the Link. This information is communicated to the Link using RX Commands to relay bus status and received USB packets.

#### 6.3.1 ULPI Receive Command (RX CMD)

The ULPI Link needs information which was provided by the following pins in a UTMI implementation: `linestate[1:0]`, `rxactive`, `rxvalid`, `rxerror`, and `VbusValid`. When implementing the OTG functions, the **VBUS** and **ID** pin states must also be transferred to the Link. ULPI defines a Receive Command Byte (RXCMD) that contains this information.

An RXCMD can be sent a any time the bus is idle. The RXCMD is initiated when the USB333x asserts **DIR** to take control of the bus. The timing of RXCMD is shown in the figure below. The USB333x can

send single or back to back RXCMD's as required. The Encoding of the RXCMD byte is given in the [Table 6.3](#).



**Figure 6.7 ULPI RXCMD Timing**

Transfer of the RXCMD byte occurs in Synchronous Mode when the PHY has control of the bus. The ULPI Protocol Block shown in [Figure 6.1](#) determines when to send an RXCMD. A RXCMD will occur:

- When a linestate change occurs.
- When VBUS or ID comparators change state.
- During a USB receive when **NXT** is low.
- After the USB333x deasserts **DIR** and **STP** is low during start-up.
- After the USB333x exits Low Power Mode, Serial Modes, or CarKit Mode after detecting that the Link has de-asserted **STP**, and **DIR** is low.

When a USB Receive is occurring, RXCMD's are sent whenever **NXT** = 0 and **DIR** = 1. During a USB Transmit, the RXCMD's are returned to the Link after **STP** is asserted.

If an RXCMD event occurs during a High Speed USB transmit, the RXCMD is blocked until **STP** de-asserts at the end of the transmit. The RXCMD contains the status that is current at the time the RXCMD is sent.

Table 6.3 ULPI RX CMD Encoding

DATA[7:0]	NAME	DESCRIPTION AND VALUE				
[1:0]	Linestate	UTMI Linestate Signals. See <a href="#">Section 6.3.1.1</a>				
[3:2]	Encoded VBUS State	<b>ENCODED VBUS VOLTAGE STATES</b>				
		<b>VALUE</b>	<b>VBUS VOLTAGE</b>	<b>SESEND</b>	<b>SESSVLD</b>	<b>VBUSVLD<sub>2</sub></b>
		00	$V_{VBUS} < V_{SESS\_END}$	1	0	0
		01	$V_{SESS\_END} < V_{VBUS} < V_{SESS\_VLD}$	0	0	0
		10	$V_{SESS\_VLD} < V_{VBUS} < V_{VBUS\_VLD}$	X	1	0
11	$V_{VBUS\_VLD} < V_{VBUS}$	X	X	1		
[5:4]	Rx Event Encoding	<b>ENCODED UTMI EVENT SIGNALS</b>				
		<b>VALUE</b>	<b>RXACTIVE</b>	<b>RXERROR</b>	<b>HOSTDISCONNECT</b>	
		00	0	0	0	
		01	1	0	0	
		11	1	1	0	
10	X	X	1			
[6]	State of ID pin	Set to the logic state of the ID pin. A logic low indicates an A device. A logic high indicates a B device.				
[7]	alt_int	Asserted when a non-USB interrupt occurs. This bit is set when an unmasked event occurs on any bit in the <a href="#">Carkit Interrupt Latch</a> register. The Link must read the <a href="#">Carkit Interrupt Latch</a> register to determine the source of the interrupt. <a href="#">Section 5.6.1</a> describes how a change on the ID pin can generate an interrupt. <a href="#">Section 6.8</a> describes how an interrupt can be generated when the <i>RidConversionDone</i> bit is set.				

**Notes:**

1. An 'X' is a do not care and can be either a logic 0 or 1.
2. The value of VbusValid is defined in [Table 5.7](#).

**6.3.1.1 Definition of Linestate**

The Linestate information is used to relay information back to the Link on the current status of the USB data lines, **DP** and **DM**. The definition of Linestate changes as the USB333x transitions between LS/FS mode, HS mode, and HS Chirp.

**6.3.1.1.1 LS/FS LINESTATE DEFINITIONS**

In LS and FS operating modes the Linestate is defined by the outputs of the LS/FS Single Ended Receivers (SE RX). The logic thresholds for single ended receivers,  $V_{ILSE}$  and  $V_{IHSE}$  are shown in [Table 4.6](#).

**Table 6.4 USB Linestate Decoding in FS and LS Mode**

LINESTATE[1:0]		DP SE RX	DM SE RX	STATE
00	SE0	0	0	USB Reset
01	J (FS idle)	1	0	J State
10	K (LS Idle)	0	1	K State
11	SE1	1	1	SE1

Low Speed uses the same Linestate decoding threshold as Full Speed. Low Speed re-defines the Idle state as an inversion of the Full Speed idle to account for the inversion which occurs in the hub repeater path. Linestates are decoded exactly as in [Table 6.4](#) with the idle as a K state.

#### 6.3.1.1.2 HS LINESTATE DEFINITION

In HS mode the data transmission is too fast for Linestate to be transmitted with each transition in the data packet. In HS operation the Linestate is redefined to indicate activity on the USB interface. The Linestate will signal the assertion and de-assertion of squelch in HS mode.

**Table 6.5 USB Linestate Decoding in HS Mode**

LINESTATE[1:0]		DP SE RX	DM SE RX	STATE
00	SE0	0	0	HS Squelch asserted
01	J	1	0	HS Squelch de-asserted
10	K	0	1	Invalid State
11	SE1	1	1	Invalid State

#### 6.3.1.1.3 HS CHIRP LINESTATE DEFINITION

There is also a third use of Linestate in HS Chirp where when the Host and Peripheral negotiate the from FS mode to HS mode. While the transitions from K to J or SE0 are communicated to the Link through the Linestate information.

**Table 6.6 USB Linestate Decoding in HS Chirp Mode**

LINESTATE[1:0]		DP SE RX	DM SE RX	STATE
00	SE0	0	0	HS Squelch asserted
01	J	1	0	HS Squelch de-asserted & HS differential Receiver = 1
10	K	0	1	HS Squelch de-asserted & HS differential Receiver = 0
11	SE1	1	1	Invalid State

### 6.3.2 USB Receiver

The USB333x ULPI receiver fully supports HS, FS, and LS transmit operations. In all three modes the receiver detects the start of packet and synchronizes to the incoming data packet. In the ULPI protocol, a received packet has the priority and will immediately follow register reads and RXCMD transfers. [Figure 6.8](#) shows a basic USB packet received by the USB333x over the ULPI interface.




Figure 6.8 ULPI Receive in Synchronous Mode

In [Figure 6.8](#) the PHY asserts **DIR** to take control of the data bus from the Link. The assertion of **DIR** and **NXT** in the same cycle contains additional information that Ractive has been asserted. When **NXT** is de-asserted and **DIR** is asserted, the RXCMD data is transferred to the Link. After the last byte of the USB receive packet is transferred to the PHY, the linestate will return to idle.

The ULPI Full Speed receiver operates according to the UTMI / ULPI specification. In the Full Speed case, the **NXT** signal will assert only when the Data bus has a valid received data byte. When **NXT** is low with **DIR** high, the RXCMD is driven on the data bus.

In Full Speed, the USB333x will not issue a Ractive de-assertion in the RXCMD until the DP/DM linestate transitions to idle. This prevents the Link from violating the two Full Speed bit times minimum turn around time.

#### 6.3.2.1 Disconnect Detection

A High Speed host must detect a disconnect by sampling the transmitter outputs during the long EOP transmitted during a SOF packet. The USB333x only looks for a High Speed disconnect during the long EOP where the period is long enough for the disconnect reflection to return to the host PHY. When a High Speed disconnect occurs, the USB333x will return a RXCMD and set the host disconnect bit in the [USB Interrupt Status](#) register.

When in FS or LS modes, the Link is expected to handle all disconnect detection.

#### 6.3.2.2 Link Power Management (LPM) Token Receive

The USB333x is fully capable of receiving the Extended PID in the LPM token. When the LPM 0000b PID is received, this information is passed to the Link as a normal receive packet. If the Link chooses to enter LPM suspend, the procedure detailed in [6.5.3](#) can be followed.

## 6.4 USB333x Transmitter

The USB333x ULPI transmitter fully supports HS, FS, and LS transmit operations. Figure 6.1 shows the High Speed, Full Speed, and Low Speed transmitter block controlled by ULPI Protocol Block. Encoding of the USB packet follows the bit-stuffing and NRZI outlined in the USB 2.0 specification. Many of these functions are reused between the HS and FS/LS transmitters. When using the USB333x, Table 5.1 should always be used as a guideline on how to configure for various modes of operation. The transmitter decodes the inputs of *XcvrSelect[1:0]*, *TermSelect*, *OpMode[1:0]*, *DpPulldown*, and *DmPulldown* to determine what operation is expected. Users must strictly adhere to the modes of operation given in Table 5.1.

Several important functions for a device and host are designed into the transmitter blocks.

The USB333x transmitter will transmit a 32-bit long High Speed sync before every High Speed packet. In Full and Low Speed modes a 8-bit sync is transmitted.

When the device or host needs to chirp for High Speed port negotiation, the *OpMode* = 10 setting will turn off the bit-stuffing and NRZI encoding in the transmitter. At the end of a chirp, the USB333x *OpMode* register bits should be changed only after the RXCMD linestate encoding indicates that the transmitter has completed transmitting. Should the *opmode* be switched to normal bit-stuffing and NRZI encoding before the transmit pipeline is empty, the remaining data in the pipeline may be transmitted in an bit-stuff encoding format.

Please refer to the ULPI specification for a detailed discussion of USB reset and HS chirp.

### 6.4.1 USB333x Host Features

The USB333x can also support USB Host operation and includes the following features that are required for Host operation.

#### 6.4.1.1 High Speed Long EOP

When operating as a High Speed host, the USB333x will automatically generate a 40 bit long End of Packet (EOP) after a SOF PID (A5h). The USB333x determines when to send the 40-bit long EOP by decoding the ULPI TX CMD bits [3:0] for the SOF. The 40-bit long EOP is only transmitted when the *DpPulldown* and *DmPulldown* bits in the **OTG Control** register are asserted. The High Speed 40-bit long EOP is used to detect a disconnect in mode.

In device mode, the USB333x will not send a long EOP after a SOF PID.

#### 6.4.1.2 Low Speed Keep-Alive

Low Speed keep alive is supported by the USB333x. When in Low Speed mode, the USB333x will send out two Low Speed bit times of SE0 when a SOF PID is received.

#### 6.4.1.3 UTMI+ Level 3

Pre-amble is supported for UTMI+ Level 3 compatibility. When *XcvrSelect* is set to (11b) in host mode, (*DpPulldown* and *DmPulldown* both asserted) the USB333x will pre-pend a Full Speed pre-amble before the Low Speed packet. Full Speed rise and fall times are used in this mode. The pre-amble consists of the following: Full Speed sync, the encoded pre-PID (C3h) and then Full Speed idle (DP=1 and DM = 0). A Low Speed packet follows with a sync, data and a LS EOP.

The USB333x will only support UTMI+ Level 3 as a host. The USB333x does not support UTMI+ Level 3 as a peripheral. A UTMI+ Level 3 peripheral is an upstream hub port. The USB333x will not decode a pre-amble packet intended for a LS device when the USB333x is configured as the upstream port of a FS hub, *XcvrSelect* = 11b, *DpPulldown* = 0b, *DmPulldown* =0b.

Datasheet

### 6.4.1.4 Host Resume K

Resume K generation is supported by the USB333x. At the end of a USB Suspend the PHY will drive a K back to the downstream device. When the USB333x exits from Low Power Mode, when operating as a host, it will automatically transmit a Resume K on DP/DM. The transmitters will end the K with SE0 for two Low Speed bit times. If the USB333x was operating in High Speed mode before the suspend, the host must change to High Speed mode before the SE0 ends. SE0 is two Low Speed bit times which is about 1.2 us. For more details please see sections 7.1.77 and 7.9 of the USB Specification.

In device mode, the resume K will not append an SE0, but release the bus to the correct idle state, depending upon the operational mode as shown in Table 5.1.

The ULPI specification includes a detailed discussion of the resume sequence and the order of operations required. To support Host start-up of less than 1mS the USB333x implements the ULPI *AutoResume* bit in the Interface Control register. The default *AutoResume* state is 0 and this bit should be enabled for Host applications.

### 6.4.1.5 No SYNC and EOP Generation (OpMode = 11)

UTMI+ defines *OpMode* = 11 where no sync and EOP generation occurs in High Speed operation. This is an option to the ULPI specification and not implemented in the USB333x.

## 6.4.2 Typical USB Transmit with ULPI

Figure 6.9 shows a typical USB transmit sequence. A transmit sequence starts by the Link sending a TX CMD where **DATA[7:6] = 01b**, **DATA[5:4] = 00b**, and **Data[3:0] = PID**. The TX CMD with the PID is followed by transmit data.




Figure 6.9 ULPI Transmit in Synchronous Mode

During transmit the PHY will use **NXT** to control the rate of data flow into the PHY. If the USB333x pipeline is full or bit-stuffing causes the data pipeline to overflow **NXT** is de-asserted and the Link will hold the value on Data until **NXT** is asserted. The USB Transmit ends when the Link asserts **STP** while **NXT** is asserted.

**Note:** The Link cannot assert **STP** with **NXT** de-asserted since the USB333x is expecting to fetch another byte from the Link.

After the USB333x completes transmitting, the **DP** and **DM** lines return to idle and a RXCMD is returned to the Link so the inter-packet timers may be updated by linestate.



While operating in Full Speed or Low Speed, an End-of-Packet (EOP) is defined as SE0 for approximately two bit times, followed by J for one bit time. The transceiver drives a J state for one bit time following the SE0 to complete the EOP. The Link must wait for one bit time following line state indication of the SE0 to J transition to allow the transceiver to complete the one bit time J state. All bit times are relative to the speed of transmission.

In the case of Full Speed or Low Speed, after **STP** is asserted each FS/LS bit transition will generate a RXCMD since the bit times are relatively slow.

#### 6.4.2.1 Link Power Management Token Transmit

A Host Link can send a LPM command using the USB333x. When sending the LPM token the normal transmit method is not used. Sending a LPM token requires the USB333x to send a 0000b or 'F0' PID. When the ULPI specification was defined the 'F0' PID was not defined. The ULPI specification used the "Reserved" 'F0' PID to signal chirp and resume signaling while using *OpMode* 10b. While in *OpMode* 00b the USB333x is able to generate the 'F0' PID as shown below.




Figure 6.10 LPM Token Transmit

To send the 'F0' PID, the link will be required to use the TX CMD with NOPID to initiate the transmit and then follow up the TX CMD with the 'F0' PID. The data bytes follow as in a normal transmit, in *OpMode* 00b. The key difference is in that the link will have to send the PID the same as it would send a data packet. The USB333x is able to recognize the LPM transmit and correctly send the PID information.

## 6.5 Low Power Mode

Low Power Mode is a power down state to save current when the USB session is suspended. The Link controls when the PHY is placed into or out of Low Power Mode. In Low Power Mode all of the circuits are powered down except the interface pins, Full Speed receiver, VBUS comparators, and IdGnd comparator. The VBUS and ID comparators can optionally be powered down to save current as shown in [Section 6.5.5](#).

Before entering Low Power Mode, the USB333x must be configured to set the desired state of the USB transceiver. The *XcvrSelect[1:0]*, *TermSelect* and *OpMode[1:0]* bits in the [Function Control](#) register, and the *DpPulldown* and *DmPulldown* bits in the [OTG Control](#) register control the configuration as shown in [Table 5.1](#). The **DP** and **DM** pins are configured to a high impedance state by configuring *OpMode[1:0]* = 01 as shown in the programming example in [Table 6.8](#). Pull-down resistors with a value of approximately 2MΩ are present on the **DP** and **DM** pins to avoid false linestate indications that could result if the pins were allowed to float.

### 6.5.1 Entering Low Power/Suspend Mode

To enter Low Power Mode, the Link will write a 0 or clear the *SuspendM* bit in the *Function Control* register. After this write is complete, the PHY will assert **DIR** high and after a minimum of five rising edges of **CLKOUT**, drive the clock low. After the clock is stopped, the PHY will enter a low power state to conserve current. Placing the PHY in Suspend Mode is not related to USB Suspend. To clarify this point, USB Suspend is initiated when a USB host stops data transmissions and enters Full-Speed mode with 15KΩ pull-down resistors on **DP** and **DM**. The suspended device goes to Full-Speed mode with a pull-up on **DP**. Both the host and device remain in this state until one of them drives **DM** high (this is called a resume).




Figure 6.11 Entering Low Power Mode from Synchronous Mode

While in Low Power Mode, the Data interface is redefined so that the Link can monitor Linestate and the VBUS voltage. In Low Power Mode **DATA[3:0]** are redefined as shown in [Table 6.7](#). **Linestate[1:0]** is the combinational output of the Single-Ended Receivers. The “int” or interrupt signal indicates an unmasked interrupt has occurred. When an unmasked interrupt or linestate change has occurred, the Link is notified and can determine if it should wake-up the PHY.

Table 6.7 Interface Signal Mapping During Low Power Mode

SIGNAL	MAPS TO	DIRECTION	DESCRIPTION
linestate[0]	<b>DATA[0]</b>	OUT	Combinatorial LineState[0] driven directly by the Full-Speed single ended receiver. <a href="#">Note 6.12</a>
linestate[1]	<b>DATA[1]</b>	OUT	Combinatorial LineState[1] driven directly by the Full-Speed single ended receiver. <a href="#">Note 6.12</a>
reserved	<b>DATA[2]</b>	OUT	Driven Low
int	<b>DATA[3]</b>	OUT	Active high interrupt indication. Must be asserted whenever any unmasked interrupt occurs.
reserved	<b>DATA[7:4]</b>	OUT	Driven Low

**Note 6.12** LineState: These signals reflect the current state of the Full-Speed single ended receivers. LineState[0] directly reflects the current state of **DP**. LineState[1] directly reflects the current state of **DM**. When **DP=DM=0** this is called "Single Ended Zero" (SE0). When **DP=DM=1**, this is called "Single Ended One" (SE1).

An unmasked interrupt can be caused by the following comparators changing state: VbusVld, SessVld, SessEnd, and IdGnd. If any of these signals change state during Low Power Mode and the bits are enabled in either the [USB Interrupt Enable Rising](#) or [USB Interrupt Enable Falling](#) registers, **DATA[3]** will assert. During Low Power Mode, the VbusVld and SessEnd comparators can have their interrupts masked to lower the suspend current as described in [Section 6.5.5](#).

While in Low Power Mode, the Data bus is driven asynchronously because all of the PHY clocks are stopped during Low Power Mode.

## 6.5.2 Exiting Low Power Mode

To exit Low Power Mode, the Link will assert **STP**. Upon the assertion of **STP**, the USB333x will begin its start-up procedure. After the PHY start-up is complete, the PHY will start the clock on **CLKOUT** and de-assert **DIR**. After **DIR** has been de-asserted, the Link can de-assert **STP** when ready and start operating in Synchronous Mode. The PHY will automatically set the *SuspendM* bit to a 1 in the [Function Control](#) register.




Figure 6.13 Exiting Low Power Mode

The value for  $T_{START}$  is given in [Table 4.3](#).

Should the Link de-assert **STP** before **DIR** is de-asserted, the USB333x will detect this as a false resume request and return to Low Power Mode. This is detailed in Section 3.9.4 of the UTMI+ Low Pin Interface (ULPI) Specification Revision 1.1.

## 6.5.3 Link Power Management (LPM)

When the USB333x is operating with a Link capable of Link Power Management, the Link will place the USB333x in and out of suspend rapidly to conserve power. The USB333x provides a fast suspend recovery that allows the USB333x to meet the suspend recovery time detailed in the Link Power Management ECN to the USB 2.0 specification.

## Datasheet

When the Link places the USB333x into suspend during Link Power Management, the *LPM Enable* bit of the [HS Compensation Register](#) must be set to 1. This allows the USB333x to start-up in the time specified in [Table 4.3](#).

## 6.5.4 Interface Protection

ULPI protocol assumes that both the Link and PHY will keep the ULPI data bus driven by either the Link when **DIR** is low or the PHY when **DIR** is high. The only exception is when **DIR** has changed state and a turn around cycle occurs for 1 clock period.

In the design of a USB system, there can be cases where the Link may not be driving the ULPI bus to a known state while **DIR** is low. Two examples where this can happen is because of a slow Link start-up or a hardware reset.

### 6.5.4.1 Start up Protection

Upon start-up, when the PHY de-asserts **DIR**, the Link must be ready to receive commands and drive Idle on the data bus. If the Link is not ready to receive commands or drive Idle, it must assert **STP** before **DIR** is de-asserted. The Link can then de-assert **STP** when it has completed its start-up. If the Link doesn't assert **STP** before it can receive commands, the **PHY** may interpret the data bus state as a TX CMD and transmit invalid data onto the **USB** bus, or make invalid register writes.

When the USB333x sends a RXCMD the Link is required to drive the data bus back to idle at the end of the turn around cycle. If the Link does not drive the databus to idle the USB333x may take the information on the data bus as a TXCMD and transmit data on **DP** and **DM** until the Link asserts stop. If the **ID** pin is floated the last RXCMD from the USB333x will remain on the bus after **DIR** is de-asserted and the USB333x will take this in as a TXCMD.

A Link should be designed to have the default POR state of the **STP** output high and the data bus tri-stated. The USB333x has weak pull-downs on the data bus to prevent these inputs from floating when not driven. These resistors are only used to prevent the ULPI interface from floating during events when the link ULPI pins may be tri-stated. The strength of the pull down resistors can be found in [Table 4.5](#). The pull downs are not strong enough to pull the data bus low after a ULPI RXCMD, the Link must drive the data bus to idle after **DIR** is de-asserted.

In some cases, a Link may be software configured and not have control of its **STP** pin until after the PHY has started. In this case, the USB333x has an internal pull-up on the **STP** input pad which will pull **STP** high while the Link's **STP** output is tri-stated. The **STP** pull-up resistor is enabled on POR and can be disabled by setting the *InterfaceProtectDisable* bit 7 of the Interface Control register.

The **STP** pull-up resistor will pull-up the Link's **STP** input high until the Link configures and drives **STP** high. After the Link completes its start-up, **STP** can be synchronously driven low.

A Link design which drives **STP** high during POR can disable the pull-up resistor on **STP** by setting *InterfaceProtectDisable* bit to 1. A motivation for this is to reduce the suspend current. In Low Power Mode, **STP** is held low, which would draw current through the pull-up resistor on **STP**.

### 6.5.4.2 Warm Reset

Designers should also consider the case of a warm restart of a Link with a PHY in Low Power Mode. After the PHY enters Low Power Mode, **DIR** is asserted and the clock is stopped. The USB333x looks for **STP** to be asserted to re-start the clock and then resume normal synchronous operation.

Should the USB333x be suspended in Low Power Mode, and the Link receives a hardware reset, the PHY must be able to recover from Low Power Mode and start its clock. If the Link asserts **STP** on reset, the PHY will exit Low Power Mode and start its clock.

If the Link does not assert **STP** on reset, the interface protection pull-up can be used. When the Link is reset, its **STP** output will tri-state and the pull-up resistor will pull **STP** high, signaling the PHY to restart its clock.

### 6.5.5 Minimizing Current in Low Power Mode

In order to minimize the suspend current in Low Power Mode, the VBUS and ID comparators can be disabled to reduce suspend current. In Low Power Mode, the VbusVld and SessEnd comparators are not needed and can be disabled by clearing the associated bits in both the [USB Interrupt Enable Rising](#) and [USB Interrupt Enable Falling](#) registers. By disabling the interrupt in BOTH the rise and fall registers, the SessEnd and VbusVld comparators are turned off. The *IdFloatRise* and *IdFloatFall* bits in [Carkit Interrupt Enable](#) register should also be disabled if they were set. When exiting Low Power Mode, the Link should immediately re-enable the VbusVld and SessEnd comparators if host or OTG functionality is required.

In addition to disabling the OTG comparators in Low Power Mode, the Link may choose to disable the Interface Protect Circuit. By setting the *InterfaceProtectDisable* bit high in the [Interface Control](#) register, the Link can disable the pull-up resistor on **STP**. When **RESETB** is low the Interface Protect Circuit will be disabled.

## 6.6 Full Speed/Low Speed Serial Modes

The USB333x includes two serial modes to support legacy Links which use either the 3pin or 6pin serial format. To enter either serial mode, the Link will need to write a 1 to the *6-pin FsLsSerialMode* or the *3-pin FsLsSerialMode* bits in the Interface control register. Serial Mode may be used to conserve power when attached to a device that is not capable of operating in High Speed.

The serial modes are entered in the same manner as the entry into Low Power Mode. The Link writes the Interface Control register bit for the specific serial mode. The USB333x will assert **DIR** and shut off the clock after at least five clock cycles. Then the data bus goes to the format of the serial mode selected. Before entering Serial Mode the Link must set the ULPI transceiver to the appropriate mode as defined in [Table 5.1](#).

In ULPI Clock Out Mode, the PHY will shut off the 60MHz clock to conserve power. Should the Link need the 60MHz clock to continue during the serial mode of operation, the *ClockSuspendM* bit[3] of the Interface Control Register should be set before entering a serial mode. If set, the 60 MHz clock will be present during serial modes.

In serial mode, interrupts are possible from unmasked sources. The state of each interrupt source is sampled prior to the assertion of **DIR** and this is compared against the asynchronous level from interrupt source.

Exiting the serial modes is the same as exiting Low Power Mode. The Link must assert **STP** to signal the PHY to exit serial mode. When the PHY can accept a command, **DIR** is de-asserted and the PHY will wait until the Link de-asserts **STP** to resume synchronous ULPI operation. The **RESETB** pin can also be pulsed low to reset the USB333x and return it to Synchronous Mode.

### 6.6.1 3-Pin FS/LS Serial Mode

Three pin serial mode utilizes the data bus pins for the serial functions shown in [Table 6.8](#).

**Table 6.8 Pin Definitions in 3 pin Serial Mode**

SIGNAL	CONNECTED TO	DIRECTION	DESCRIPTION
tx_enable	<b>DATA[0]</b>	IN	Active High transmit enable.
data	<b>DATA[1]</b>	I/O	TX differential data on DP/DM when tx_enable is high. RX differential data from DP/DM when tx_enable is low.

Table 6.8 Pin Definitions in 3 pin Serial Mode (continued)

SIGNAL	CONNECTED TO	DIRECTION	DESCRIPTION
SE0	DATA[2]	I/O	TX SE0 on DP/DM when tx_enable is high. RX SE0_b from DP/DM when tx_enable is low.
interrupt	DATA[3]	OUT	Asserted when any unmasked interrupt occurs. Active high.
Reserved	DATA[7:4]	OUT	Driven Low.

### 6.6.2 6-Pin FS/LS Serial Mode

Six pin serial mode utilizes the data bus pins for the serial functions shown in [Table 6.9](#).

Table 6.9 Pin Definitions in 6 pin Serial Mode

SIGNAL	CONNECTED TO	DIRECTION	DESCRIPTION
tx_enable	DATA[0]	IN	Active High transmit enable.
tx_data	DATA[1]	IN	Tx differential data on DP/DM when tx_enable is high.
tx_se0	DATA[2]	IN	Tx SE0 on DP/DM when tx_enable is high.
interrupt	DATA[3]	OUT	Asserted when any unmasked interrupt occurs. Active high.
rx_dp	DATA[4]	OUT	Single ended receive data on DP.
rx_dm	DATA[5]	OUT	Single ended receive data on DM.
rx_rcv	DATA[6]	OUT	Differential receive data from DP and DM.
Reserved	DATA[7]	OUT	Driven Low.

## 6.7 Carkit Mode

The USB333x includes Carkit Mode to support a USB UART and USB Audio Mode.

By entering Carkit Mode, the USB333x current drain is minimized. The internal PLL is disabled and the 60MHz ULPI **CLKOUT** will be stopped to conserve power by default. The Link may configure the 60MHz clock to continue by setting the *ClockSuspendM* bit of the [Interface Control](#) register before entering Carkit Mode. If set, the 60 MHz clock will continue during the Carkit Mode of operation.

In Carkit Mode, interrupts are possible if they have been enabled in the [Carkit Interrupt Enable](#) register. The state of each interrupt source is sampled prior to the assertion of **DIR** and this is compared against the asynchronous level from interrupt source. In Carkit Mode, the Linestate signals are not available per the ULPI specification.

The ULPI interface is redefined to the following when Carkit Mode is entered.

Table 6.10 Pin Definitions in Carkit Mode

SIGNAL	CONNECTED TO	DIRECTION	DESCRIPTION
txd	DATA[0]	IN	UART TXD signal that is routed to the <b>DM</b> pin if the <i>TxdEn</i> is set in the <a href="#">Carkit Control</a> register.
rxd	DATA[1]	OUT	UART RXD signal that is routed to the <b>DP</b> pin if the <i>RxdEn</i> bit is set in the <a href="#">Carkit Control</a> register.
reserved	DATA[2]	OUT	Driven Low ( <i>CarkitDataMC</i> = 0, default)
		IN	Tri-state ( <i>CarkitDataMC</i> = 1)
int	DATA[3]	OUT	Asserted when any unmasked interrupt occurs. Active high.
reserved	DATA[4:7]	OUT	Driven Low.

Exiting Carkit Mode is the same as exiting Low Power Mode as described in [Section 6.5.2](#). The Link must assert **STP** to signal the PHY to exit serial mode. When the PHY can accept a command, **DIR** is de-asserted and the PHY will wait until the Link de-asserts **STP** to resume synchronous ULPI operation. The **RESETB** pin can also be pulsed low to reset the USB333x and return it to Synchronous Mode.

### 6.7.1 Entering USB UART Mode

The USB333x can be placed into UART Mode by first setting the *TxdEn* and *RxdEn* bits in the [Carkit Control](#) register. Then the Link can set the *CarkitMode* bit in the [Interface Control](#) register. The *TxdEn* and *RxdEn* bits must be written before the *CarkitMode* bit.

Table 6.11 ULPI Register Programming Example to Enter UART Mode

R/W	ADDRESS (HEX)	VALUE (HEX)	DESCRIPTION	RESULT
W	04	49	Configure Non-Driving mode Select FS transmit edge rates	<i>OpMode</i> =01 <i>XcvrSelect</i> =01
W	39	00	Set regulator to 3.3V	<i>UART RegOutput</i> =00
W	19	0C	Enable UART connections	<i>RxdEn</i> =1 <i>TxdEn</i> =1
W	07	04	Enable carkit mode	<i>CarkitMode</i> =1

After the *CarkitMode* bit is set, the ULPI interface will become redefined as described in [Table 6.10](#), and the USB333x will transmit data through the **DATA[0]** to **DM** of the USB connector and receive data on **DP** and pass the information the Link on **DATA[1]**.

When entering UART mode, the regulator output will automatically switch to the value configured by the *UART RegOutput* bits in the [USB IO & Power Management](#) register and the  $R_{CD}$  pull-up resistors will be applied internally to **DP** and **DM**. This will hold the UART in its default operating state.

While in UART mode, the transmit edge rates can be set to either the Full Speed USB or Low Speed USB edge rates by using the *XcvrSelect[1:0]* bits in the [Function Control](#) register.



## 6.7.2 USB Audio Mode (USB3331, USB3336, and USB3338)

When the USB333x is powered in Synchronous Mode, the Audio switches can be enabled by asserting the *SpkLeftEn*, or *SpkRightEn* bits in the [CarKit Control](#) register. After the register write is complete, the USB333x will immediately enable or disable the audio switch. Then the Link can set the *CarKitMode* bit in the [Interface Control](#) register. The *SpkLeftEn*, or *SpkRightEn* bits must be written before the *CarKitMode* bit.

**Table 6.12 ULPI Register Programming Example to Enter Audio Mode**

R/W	ADDRESS (HEX)	VALUE (HEX)	DESCRIPTION	RESULT
W	04	48	Configure Non-Driving mode	<i>OpMode=01</i>
W	19	30	Enable Audio connections	<i>SpkrRightEn=1, SpkrLeftEn=1</i>
W	07	04	Enable carkit mode	<i>CarKitMode=1</i>

After the *CarKitMode* bit is set, the ULPI interface will become redefined as described in [Table 6.10](#).

## 6.8 RID Converter Operation

The RID converter is designed to read the value of the ID resistance to ground and report back its value through the ULPI interface.

When a resistor to ground is applied to the **ID** pin the state of the IdGnd comparator will change from a 1 to a 0 as described in [Section 5.6.1](#). If the USB333x is in ULPI mode, an RXCMD will be generated with bit 6 low. If the USB333x is in Low Power Mode (or one of the other non-ULPI modes), the DATA[3] interrupt signal will go high.

After the USB333x has detected the change of state on the **ID** pin, the RID converter can be used to determine the value of ID resistance. To start a ID resistance measurement, the *RidConversionStart* bit is set in the [Vendor Rid Conversion](#) register.

The Link can use one of two methods to determine when the RID Conversion is complete. One method is polling the *RidConversionStart* bit as described in [Section 7.1.3.4](#). The preferred method is to set the *RidIntEn* bit in the [Vendor Rid Conversion](#) register. When *RidIntEn* is set, an RXCMD will be generated after the RID conversion is complete. As described in [Table 6.3](#), the alt\_int bit of the RXCMD will be set.

After the RID Conversion is complete, the Link can read *RidValue* from the [Vendor Rid Conversion](#) register.

## 6.9 Headset Audio Mode

This mode is designed to allow a user to view the status of several signals while using an analog Audio headset with a USB connector. This mode is provided as an alternate mode to the CarKit Mode defined in [Chapter 6.7](#). In the CarKit mode the Link is unable to view the source of the interrupt on **ID**. For the Link to view the interrupt on **ID** the PHY must be returned to synchronous mode so the interrupt can be read. This will force the audio switches to be deactivated during the PHY start-up which may glitch the audio signals. In addition the Link can not change the resistance on the **ID** pin without starting up the PHY to access the ULPI registers.

The Headset Audio Mode is entered by writing to the [Headset Audio Mode](#) register, and allows the Link access to the state of the **VBUS** and **ID** pins during audio without having to break the audio



connection. The Headset Audio mode also allows for the Link to change the resistance on the **ID** pin to change the audio device attached from mono to stereo.

**Table 6.13 Pin Definitions in Headset Audio Mode**

SIGNAL	CONNECTED TO	DIRECTION	DESCRIPTION
SessVld	<b>DATA[0]</b>	OUT	Output of SessVld comparator
VbusVld	<b>DATA[1]</b>	OUT	Output of VbusVld Comparator (interrupt must be enabled)
IdGndDrv	<b>DATA[2]</b>	IN	Drives <b>ID</b> pin to ground when asserted 0b: Not connected 1b: Connects <b>ID</b> to ground.
	<b>DATA[3]</b>	OUT	Driven low
IdGround	<b>DATA[4]</b>	OUT	Asserted when the <b>ID</b> pin is grounded. 0b: <b>ID</b> pin is grounded 1b: <b>ID</b> pin is floating
IdFloat	<b>DATA[5]</b>	OUT	Asserted when the <b>ID</b> pin is floating. <i>IdPullup</i> or <i>Id_pullup330</i> must be enabled. <i>IdFloatRise</i> and <i>IdFloatFall</i> must be enabled.
IdPullup330	<b>DATA[6]</b>	IN	When enabled a 330kΩ pullup is applied to the <b>ID</b> pin. This bit will also change the trip point of the IdGnd comparator to the value shown in <a href="#">Table 4.9</a> . 0b: Disables the pull-up resistor 1b: Enables the pull-up resistor
IdPullup	<b>DATA[7]</b>	IN	Connects the 100kΩ pull-up resistor from the <b>ID</b> pin to <b>VDD3.3</b> 0b: Disables the pull-up resistor 1b: Enables the pull-up resistor

Exiting Headset Audio Mode is the same as exiting Low Power Mode as described in [Section 6.5.2](#). The **RESETB** pin can also be pulsed low to reset the USB333x and return to Synchronous Mode.

## Chapter 7 ULPI Register Map

### 7.1 ULPI Register Array

The USB333x PHY implements all of the ULPI registers detailed in the ULPI revision 1.1 specification. The complete USB333x ULPI register set is shown in [Table 7.1](#). All registers are 8 bits. This table also includes the default state of each register upon POR or de-assertion of **RESETB**, as described in [Section 5.5.2](#). The RESET bit in the [Function Control](#) Register does not reset the bits of the ULPI register array. The Link should not read or write to any registers not listed in this table.

The USB333x supports extended register access. The immediate register set (00-3Fh) can be accessed through either a immediate address or an extended register address.

**Table 7.1 ULPI Register Map**

REGISTER NAME	DEFAULT STATE	ADDRESS (6BIT)			
		READ	WRITE	SET	CLEAR
<a href="#">Vendor ID Low</a>	24h	00h	-	-	-
<a href="#">Vendor ID High</a>	04h	01h	-	-	-
<a href="#">Product ID Low</a>	0Bh	02h	-	-	-
<a href="#">Product ID High</a>	00h	03h	-	-	-
<a href="#">Function Control</a>	41h	04-06h	04h	05h	06h
<a href="#">Interface Control</a>	00h	07-09h	07h	08h	09h
<a href="#">OTG Control</a>	06h	0A-0Ch	0Ah	0Bh	0Ch
<a href="#">USB Interrupt Enable Rising</a>	1Fh	0D-0Fh	0Dh	0Eh	0Fh
<a href="#">USB Interrupt Enable Falling</a>	1Fh	10-12h	10h	11h	12h
<a href="#">USB Interrupt Status (Note 7.1)</a>	00h	13h	-	-	-
<a href="#">USB Interrupt Latch</a>	00h	14h	-	-	-
<a href="#">Debug</a>	00h	15h	-	-	-
<a href="#">Scratch Register</a>	00h	16-18h	16h	17h	18h
<a href="#">Carkit Control</a>	00h	19-1Bh	19h	1Ah	1Bh
Reserved	00h	1Ch			
<a href="#">Carkit Interrupt Enable</a>	00h	1D-1Fh	1Dh	1Eh	1Fh
<a href="#">Carkit Interrupt Status</a>	00h	20h	-	-	-
<a href="#">Carkit Interrupt Latch</a>	00h	21h	-	-	-
Reserved	00h	22-30h			
<a href="#">HS Compensation Register</a>	00h	31h	31h	-	-
<a href="#">USB-IF Charger Detection</a>	00h	32h	32h	-	-

Table 7.1 ULPI Register Map (continued)

REGISTER NAME	DEFAULT STATE	ADDRESS (6BIT)			
		READ	WRITE	SET	CLEAR
Headset Audio Mode	00	33	33	-	-
Reserved	00h	34-35h			
Vendor Rid Conversion	00h	36-38h	36h	37h	38h
USB IO & Power Management	04h	39-3Bh	39h	3Ah	3Bh
Reserved	00h	3C-3Fh			

**Note 7.1** Dynamically updates to reflect current status of interrupt sources.

### 7.1.1 ULPI Register Set

The following registers are used for the ULPI interface.

#### 7.1.1.1 Vendor ID Low

Address = 00h (read only)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
Vendor ID Low	7:0	rd	24h	SMSC Vendor ID

#### 7.1.1.2 Vendor ID High

Address = 01h (read only)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
Vendor ID High	7:0	rd	04h	SMSC Vendor ID

#### 7.1.1.3 Product ID Low

**ARCHITECTURE NOTE:** Address = 02h (read only)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
Product ID Low	7:0	rd	<a href="#">Note 7.2</a>	SMSC Product ID

**Note 7.2** USB333x: Default = 0Bh

## Datasheet

**7.1.1.4 Product ID High**

Address = 03h (read only)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>Product ID High</i>	7:0	rd	00h	SMSC Product ID

**7.1.1.5 Function Control**

Address = 04-06h (read), 04h (write), 05h (set), 06h (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>XcvrSelect[1:0]</i>	1:0	rd/w/s/c	01b	Selects the required transceiver speed. 00b: Enables HS transceiver 01b: Enables FS transceiver 10b: Enables LS transceiver 11b: Enables FS transceiver for LS packets (FS preamble automatically pre-pended)
<i>TermSelect</i>	2	rd/w/s/c	0b	Controls the DP and DM termination depending on <i>XcvrSelect</i> , <i>OpMode</i> , <i>DpPulldown</i> , and <i>DmPulldown</i> . The DP and DM termination is detailed in <a href="#">Table 5.1</a> .
<i>OpMode</i>	4:3	rd/w/s/c	00b	Selects the required bit encoding style during transmit. 00b: Normal Operation 01b: Non-Driving 10b: Disable bit-stuff and NRZI encoding 11b: Reserved
<i>Reset</i>	5	rd/w/s/c	0b	Active high transceiver reset. This reset does not reset the ULPI interface or register set. Automatically clears after reset is complete.
<i>SuspendM</i>	6	rd/w/s/c	1b	Active low PHY suspend. When cleared the PHY will enter Low Power Mode as detailed in <a href="#">6.5</a> . Automatically set when exiting Low Power Mode.
<i>LPM Enable</i>	7	rd/w/s/c	0b	When enabled the PLL start-up time is shortened to allow fast start-up for LPM. The reduced PLL start-up time is achieved by bypassing the VCO process compensation which was done on initial start-up.

**7.1.1.6 Interface Control**

Address = 07-09h (read), 07h (write), 08h (set), 09h (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>6-pin FsLsSerialMode</i>	0	rd/w/s/c	0b	When asserted the ULPI interface is redefined to the 6-pin Serial Mode. The PHY will automatically clear this bit when exiting serial mode.
<i>3-pin FsLsSerialMode</i>	1	rd/w/s/c	0b	When asserted the ULPI interface is redefined to the 3-pin Serial Mode. The PHY will automatically clear this bit when exiting serial mode.
<i>CarkitMode</i>	2	rd/w/s/c	0b	When asserted the ULPI interface is redefined to the Carkit interface. The PHY will automatically clear this bit when exiting Carkit Mode.
<i>ClockSuspendM</i>	3	rd/w/s/c	0b	Enables Link to turn on 60MHz CLKOUT in Serial Mode or Carkit Mode. 0b: Disable clock in serial or Carkit Mode. 1b: Enable clock in serial or Carkit Mode.
<i>AutoResume</i>	4	rd/w/s/c	0b	Only applicable in Host mode. Enables the PHY to automatically transmit resume signaling. This function is detailed in <a href="#">Section 6.4.1.4</a> .
<i>IndicatorComplement</i>	5	rd/w/s/c	0b	Inverts the EXTVBUS signal. This function is detailed in <a href="#">Section 5.6.2</a> . <b>Note:</b> The EXTVBUS signal is always high on the USB333x.
<i>IndicatorPassThru</i>	6	rd/w/s/c	0b	Disables and'ing the internal VBUS comparator with the EXTVBUS signal when asserted. This function is detailed in <a href="#">Section 5.6.2</a> . <b>Note:</b> The EXTVBUS signal is always high on the USB333x.
<i>InterfaceProtectDisable</i>	7	rd/w/s/c	0b	Used to disable the integrated <b>STP</b> pull-up resistor used for interface protection. This function is detailed in <a href="#">Section 6.5.4</a> .

**7.1.1.7 OTG Control**

Address = 0A-0Ch (read), 0Ah (write), 0Bh (set), 0Ch (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>IdPullup</i>	0	rd/w/s/c	0b	Connects a 100kΩ pull-up resistor from the <b>ID</b> pin to <b>VDD33</b> 0b: Disables the pull-up resistor 1b: Enables the pull-up resistor
<i>DpPulldown</i>	1	rd/w/s/c	1b	Enables the 15k Ohm pull-down resistor on <b>DP</b> . 0b: Pull-down resistor not connected 1b: Pull-down resistor connected

## Datasheet

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>DmPulldown</i>	2	rd/w/s/c	1b	Enables the 15k Ohm pull-down resistor on <b>DM</b> . 0b: Pull-down resistor not connected 1b: Pull-down resistor connected
<i>DischrgVbus</i>	3	rd/w/s/c	0b	This bit is only used during SRP. Connects a resistor from VBUS to ground to discharge <b>VBUS</b> . 0b: disconnect resistor from <b>VBUS</b> to ground 1b: connect resistor from <b>VBUS</b> to ground
<i>ChrgVbus</i>	4	rd/w/s/c	0b	This bit is only used during SRP. Connects a resistor from <b>VBUS</b> to <b>VDD33</b> to charge <b>VBUS</b> above the SessValid threshold. 0b: disconnect resistor from <b>VBUS</b> to <b>VDD33</b> 1b: connect resistor from <b>VBUS</b> to <b>VDD33</b>
<i>DrvVbus</i>	5	rd/w/s/c	0b	Not Implemented.
<i>DrvVbusExternal</i>	6	rd/w/s/c	0b	Not Implemented.
<i>UseExternalVbus Indicator</i>	7	rd/w/s/c	0b	Tells the PHY to use an external VBUS over-current or voltage indicator. This function is detailed in <a href="#">Section 5.6.2</a> . 0b: Use the internal VbusValid comparator 1b: Use the EXTVBUS input as for VbusValid signal. <b>Note:</b> The EXTVBUS signal is always high on the USB333x.

**7.1.1.8 USB Interrupt Enable Rising**

Address = 0D-0Fh (read), 0Dh (write), 0Eh (set), 0Fh (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>HostDisconnect Rise</i>	0	rd/w/s/c	1b	Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode.
<i>VbusValid Rise</i>	1	rd/w/s/c	1b	Generate an interrupt event notification when Vbusvalid changes from low to high.
<i>SessValid Rise</i>	2	rd/w/s/c	1b	Generate an interrupt event notification when SessValid changes from low to high.
<i>SessEnd Rise</i>	3	rd/w/s/c	1b	Generate an interrupt event notification when SessEnd changes from low to high.
<i>IdGnd Rise</i>	4	rd/w/s/c	1b	Generate an interrupt event notification when IdGnd changes from low to high.
<i>Reserved</i>	7:5	rd	0h	Read only, 0.

**7.1.1.9 USB Interrupt Enable Falling**

Address = 10-12h (read), 10h (write), 11h (set), 12h (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>HostDisconnect Fall</i>	0	rd/w/s/c	1b	Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode.
<i>VbusValid Fall</i>	1	rd/w/s/c	1b	Generate an interrupt event notification when Vbusvalid changes from high to low.
<i>SessValid Fall</i>	2	rd/w/s/c	1b	Generate an interrupt event notification when SessValid changes from high to low.
<i>SessEnd Fall</i>	3	rd/w/s/c	1b	Generate an interrupt event notification when SessEnd changes from high to low.
<i>IdGnd Fall</i>	4	rd/w/s/c	1b	Generate an interrupt event notification when IdGnd changes from high to low.
<i>Reserved</i>	7:5	rd	0h	Read only, 0.

**7.1.1.10 USB Interrupt Status**

Address = 13h (read only)

This register dynamically updates to reflect current status of interrupt sources.

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>HostDisconnect</i>	0	rd (read only)	0b	Current value of the UTMI+ HS Hostdisconnect output. Applicable only in host mode.
<i>VbusValid</i>	1		0b	Current value of the UTMI+ Vbusvalid output. If <i>VbusValid Rise</i> and <i>VbusValid Fall</i> are set this register will read 0.
<i>SessValid</i>	2		0b	Current value of the UTMI+ SessValid output. This register will always read the current status of the Session Valid comparator regardless of the <i>SessValid Rise</i> and <i>SessValid Fall</i> settings.
<i>SessEnd</i>	3		0b	Current value of the UTMI+ SessEnd output. If <i>SessEnd Rise</i> and <i>SessEnd Fall</i> are set this register will read 0.
<i>IdGnd</i>	4		0b	Current value of the UTMI+ IdGnd output.
<i>Reserved</i>	7:5		0h	Read only, 0.

**Note:** The default value is only valid after POR. When the register is read it will match the current status of the comparators at the moment the register is read.

## Datasheet

**7.1.1.11 USB Interrupt Latch**

Address = 14h (read only with auto clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>HostDisconnect Latch</i>	0	rd (Note 7.3)	0b	Set to 1b by the PHY when an unmasked event occurs on HostDisconnect. Cleared when this register is read. Applicable only in host mode.
<i>VbusValid Latch</i>	1		0b	Set to 1b by the PHY when an unmasked event occurs on VbusValid. Cleared when this register is read.
<i>SessValid Latch</i>	2		0b	Set to 1b by the PHY when an unmasked event occurs on SessValid. Cleared when this register is read.
<i>SessEnd Latch</i>	3		0b	Set to 1b by the PHY when an unmasked event occurs on SessEnd. Cleared when this register is read.
<i>IdGnd Latch</i>	4		0b	Set to 1b by the PHY when an unmasked event occurs on IdGnd. Cleared when this register is read.
<i>Reserved</i>	7:5	rd	0h	Read only, 0.

**Note 7.3** rd: Read Only with auto clear.**7.1.1.12 Debug**

Address = 15h (read only)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>Linestate[1:0]</i>	1:0	rd	00b	Contains the current value of Linestate[1:0].
<i>Reserved</i>	7:2	rd	000000b	Read only, 0.

**7.1.1.13 Scratch Register**

Address = 16-18h (read), 16h (write), 17h (set), 18h (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>Scratch</i>	7:0	rd/w/s/c	00h	Empty register byte for testing purposes. Software can read, write, set, and clear this register and the PHY functionality will not be affected.



## 7.1.2 Carkit Control Registers

The following registers are used to set-up and enable the USB UART and USB Audio functions.

### 7.1.2.1 Carkit Control

Address = 19-1Bh (read), 19h (write), 1Ah (set), 1Bh (clear)

This register is used to program the USB333x into and out of the Carkit Mode. When entering the UART mode the Link must first set the desired *TxdEn* and the *RxdEn* bits and then transition to Carkit Mode by setting the *CarkitMode* bit in the [Interface Control](#) Register. When *RxdEn* is not set then the **DATA[1]** pin is held to a logic high.

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>CarkitPwr</i>	0	rd	0b	Read only, 0.
<i>IdGndDrv</i>	1	rd/w/s/c	0b	Drives <b>ID</b> pin to ground
<i>TxdEn</i>	2	rd/w/s/c	0b	Connects UART TXD ( <b>DATA[0]</b> ) to <b>DM</b>
<i>RxdEn</i>	3	rd/w/s/c	0b	Connects UART RXD ( <b>DATA[1]</b> ) to <b>DP</b>
<i>SpkLeftEn</i>	4	rd/w/s/c	0b	Connects <b>DM</b> pin to <b>SPK_L</b> pin
<i>SpkRightEn</i>	5	rd/w/s/c	0b	Connects <b>DP</b> pin to <b>SPK_R</b> pin. See Note below.
<i>MicEn</i>	6	rd/w/s/c	0b	Connects <b>DP</b> pin to <b>SPK_R</b> pin. See Note below.
<i>CarkitDataMC</i>	7	rd/w/s/c	0b	When set the UPLI DATA[2] pin is changed from a driven 0 to tri-state, when carkit mode is entered.

**Note:** USB3331, USB3336, and USB3338 Only: If *SpkRightEn* or *MicEn* are asserted the **DP** pin will be connected to **SPK\_R**. To disconnect the **DP** pin from the **SPK\_R** pin both *SpkrRightEn* and *MicEn* must be set to de-asserted.

If using USB UART mode, the UART data will appear at the **SPK\_L** and **SPK\_R** pins if the corresponding *SpkLeftEn*, *SpkRightEn*, or *MicEn* switches are enabled.

If using USB Audio ((USB3331, USB3336, and USB3338 only), the *TxdEn* and *RxdEn* bits should not be set when the *SpkLeftEn*, *SpkRightEn*, or *MicEn* switches are enabled. The USB single-ended receivers described in [Section 5.2.1](#) are disabled when either *SpkLeftEn*, *SpkRightEn*, or *MicEn* are set.

## Datasheet

## 7.1.2.2 Carkit Interrupt Enable

Address = 1D-1Fh (read), 1Dh (write), 1Eh (set), 1Fh (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>IdFloatRise</i>	0	rd/w/s/c	0b	When enabled an interrupt will be generated on the alt_int of the RXCMD byte when the <b>ID</b> pin transitions from non-floating to floating. The <i>IdPullup</i> bit in the OTG Control register should be set.
<i>IdFloatFall</i>	1	rd/w/s/c	0b	When enabled an interrupt will be generated on the alt_int of the RXCMD byte when the <b>ID</b> pin transitions from floating to non-floating. The <i>IdPullup</i> bit in the OTG Control register should be set.
<i>VdatDetIntEn</i>	2	rd/w/s/c	0b	When enabled an interrupt will be generated on the alt_int of the RXCMD byte when the V <sub>DAT_DET</sub> Comparator changes state.
<i>CarDpRise</i>	3	rd	0b	Not Implemented. Reads as 0b.
<i>CarDpFall</i>	4	rd	0b	Not Implemented. Reads as 0b.
<i>RidIntEn</i>	5	rd/w/s/c	0b	When enabled an interrupt will be generated on the alt_int of the RXCMD byte when <i>RidConversionDone</i> bit is asserted. <b>Note:</b> This register bit is or'ed with the <i>RidIntEn</i> bit of the Vendor Rid Conversion register described in <a href="#">Section 7.1.3.4</a> .
<i>Reserved</i>	6	rd/w/s/c	0b	Read only, 0.
<i>Reserved</i>	7	rd	0b	Read only, 0.

## 7.1.2.3 Carkit Interrupt Status

Address = 20h (read only)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>IdFloat</i>	0	rd	0b	Asserted when the <b>ID</b> pin is floating. <i>IdPullup</i> must be enabled.
<i>VdatDet</i>	1	rd	0b	V <sub>DAT_DET</sub> Comparator output 0b: No voltage is detected on <b>DP</b> 1b: Voltage detected on <b>DP</b> , <i>IdatSinkEn</i> must be set to 1. <b>Note:</b> <i>VdatDet</i> can also be read from the USB-IF Charger Detection register described in <a href="#">Section 7.1.3.4</a> .
<i>CarDp</i>	2	rd	0b	Not Implemented. Reads as 0b.

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>RidValue</i>	5:3	rd	000b	Conversion value of Rid resistor 000: 0 ohms 001: 75 ohms 010: 102K ohms 011: 200K ohms 100: Reserved 101: ID floating 111: Error  <b>Note:</b> <i>RidValue</i> can also be read from the Vendor Rid Conversion register described in <a href="#">Section 7.1.3.4</a> .
<i>RidConversionDone</i>	6	rd	0b	Automatically asserted by the USB333x when the Rid Conversion is finished. The conversion will take 282uS. This bit will auto clear when the <i>RidValue</i> is read from the Rid Conversion Register. Reading the <i>RidValue</i> from the <a href="#">Carkit Interrupt Status</a> register will not clear either <i>RidConversionDone</i> status bit.  <b>Note:</b> <i>RidConversionDone</i> can also be read from the <a href="#">Vendor Rid Conversion</a> register described in <a href="#">Section 7.1.3.4</a> .
<i>Reserved</i>	7	rd	0b	Read only, 0.

#### 7.1.2.4 Carkit Interrupt Latch

Address = 21h (read only with auto-clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>IdFloat Latch</i>	0	rd ( <a href="#">Note 7.4</a> )	0b	Asserted if the state of the <b>ID</b> pin changes from non-floating to floating while the <i>IdFloatRise</i> bit is enabled or if the state of the <b>ID</b> pin changes from floating to non-floating while the <i>IdFloatFall</i> bit is enabled.
<i>VdatDet Latch</i>	1	rd	0b	If <i>VdatDetIntEn</i> is set and the <i>VdatDet</i> bit changes state, this bit will be asserted.
<i>CarDp Latch</i>	2	rd	0b	Not Implemented. Reads as 0b.
<i>RidConversionLatch</i>	3	rd ( <a href="#">Note 7.4</a> )	0b	If <i>RidIntEn</i> is set and the state of the <i>RidConversionDone</i> bit changes from a 0 to 1 this bit will be asserted.
<i>Reserved</i>	7:4	rd	0000b	Read only, 0.

**Note 7.4** rd: Read Only with auto clear

## Datasheet

### 7.1.3 Vendor Register Access

The vendor specific registers include the range from 30h to 3Fh. These can be accessed by the ULPI immediate register read / write.

#### 7.1.3.1 HS Compensation Register

Address = 31h (read / write)

The USB333x is designed to meet the USB specifications and requirements when the DP and DM signals are properly designed on the PCB. The DP and DM trace impedance should be 45ohm single ended and 90ohm differential. In cases where the DP and DM traces are not able to meet these requirements the HS Compensation register can be used to compensate for the losses in signal amplitude.

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>VariSense</i>	1:0	rd/w	00b	Used to lower the threshold of the squelch detector. 00: 100% (default) 01: 83% 10: 66.7% 11: 55%
<i>Reserved</i>	2	rd	0b	Read only, 0.
<i>Reserved</i>	3	rd	0b	Read only, 0.
<i>PHYBoost</i>	6:4	rd/w	000b	Used to change the output voltage of the High Speed transmitter 000: Nominal 001: +3.7% 010: -7.4% 011: -3.7% 100: +14.7% 101: +18.3% 110: +7.4% 111: +11.0%
<i>Reserved</i>	7	rd	0b	Read only, 0.

#### 7.1.3.2 USB-IF Charger Detection

Address = 32h (read / write)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>VDatSrcEn</i>	0	rd/w	0	$V_{DAT\_SRC}$ voltage enable 0b: Disabled 1b: Enabled
<i>IDatSinkEn</i>	1	rd/w	0	$I_{DAT\_SINK}$ current sink and $V_{DAT\_DET}$ comparator enable 0b: Disabled, $V_{DAT\_DET} = 0$ . 1b: Enabled
<i>ContactDetectEn</i>	2	rd/w	0	$I_{DP\_SRC}$ Enable 0b: Disabled 1b: Enabled

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>HostChrgEn</i>	3	rd/w	0	Enable Charging Host Port Mode. 0b: Portable Device 1b: Charging Host Port. When the charging host port bit is set the connections of $V_{DAT\_SRC}$ , $I_{DAT\_SINK}$ , $I_{DP\_SRC}$ , and $V_{DAT\_DET}$ are reversed between <b>DP</b> and <b>DM</b> .
<i>VdatDet</i>	4	rd	0	$V_{DAT\_DET}$ Comparator output. <i>IdatSinkEn</i> must be set to 1 to enable the comparator. 0b: No voltage is detected on <b>DP</b> or <i>Linestate[1:0]</i> is not equal to 00b. 1b: Voltage detected on <b>DP</b> , and <i>Linestate[1:0]</i> = 00b. <b>Note:</b> <i>VdatDet</i> can also be read from the CarKit Interrupt Status register described in <a href="#">Section 7.1.2.3</a> .
<i>Reserved</i>	5-7	rd		Read only, 0.

**Note:** The charger detection should be turned off before beginning USB operation. USB-IF Charger Detection Bits 2:0 should be set to 000b.

### 7.1.3.3 Headset Audio Mode

Address = 33h (read / write)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>HeadsetAudioEn</i>	3:0	rd/w	0000b	When this field is set to a value of '1010', the Headset Audio Mode is enabled as described in <a href="#">Section 6.9</a> .
<i>Reserved</i>	7:4	rd	0h	Read only, 0.

### 7.1.3.4 Vendor Rid Conversion

Address = 36-38h (read), 36h (write), 37h (set), 38h (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>RidValue</i>	2:0	rd/w	000b	Conversion value of Rid resistor 000: 0 ohms 001: 75 ohms 010: 100K ohms 011: 200K ohms 100: Reserved 101: ID floating 111: Error <b>Note:</b> <i>RidValue</i> can also be read from the <a href="#">CarKit Interrupt Status</a> Register.

## Datasheet

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>RidConversionDone</i>	3	rd (Note 7.5)	0b	Automatically asserted by the USB333x when the Rid Conversion is finished. The conversion will take 282uS. This bit will auto clear when the <i>RidValue</i> is read from the Rid Conversion Register. Reading the <i>RidValue</i> from the <a href="#">Carkit Interrupt Status</a> Register will not clear either <i>RidConversionDone</i> status bit. <b>Note:</b> <i>RidConversionDone</i> can also be read from the <a href="#">Carkit Interrupt Status</a> Register.
<i>RidConversionStart</i>	4	rd/w/s/c	0b	When this bit is asserted either through a register write or set, the Rid converter will read the value of the ID resistor. When the conversion is complete this bit will auto clear.
<i>Reserved</i>	5	rd/w/s/c	0b	This bit must remain at 0.
<i>RidIntEn</i>	6	rd/w/s/c	0b	When enabled an interrupt will be generated on the <i>alt_int</i> of the RXCMD byte when <i>RidConversionDone</i> bit is asserted. <b>Note:</b> This register bit is or'ed with the <i>RidIntEn</i> bit of the <a href="#">Carkit Interrupt Status</a> register.
<i>Reserved</i>	7	rd	0b	Read only, 0.

**Note 7.5** rd: Read Only with auto clear

### 7.1.3.5 USB IO & Power Management

Address = 39-3Bh (read), 39h (write), 3Ah (set), 3Bh (clear)

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>Reserved</i>	0	rd/w/s/c	0b	Read only, 0.
<i>SwapDP/DM</i>	1	rd/w/s/c	0b	When asserted, the <b>DP</b> and <b>DM</b> pins of the USB PHY are swapped. This bit can be used to prevent crossing the DP/DM traces on the board. In UART mode, it swaps the routing to the <b>DP</b> and <b>DM</b> pins. In USB Audio Mode, it does not affect the <b>SPK_L</b> and <b>SPK_R</b> pins.
<i>UART RegOutput</i>	3:2	rd/w/s/c	01b	Controls the output voltage of the <b>VBAT</b> to <b>VDD33</b> regulator in UART mode. When the PHY is switched from USB mode to UART mode regulator output will automatically change to the value specified in this register when <i>TxdEn</i> is asserted. 00: 3.3V 01: 3.0V (default) 10: 2.75V 11: 2.5V <b>Note:</b> When in USB Audio Mode the regulator will remain at 3.3V. When using this register it is recommended that the Link exit UART mode by using the <b>RESETB</b> pin.

FIELD NAME	BIT	ACCESS	DEFAULT	DESCRIPTION
<i>ChargerPullupEnDP</i>	4	rd/w/s/c	0b	Enables the R <sub>CD</sub> Pull-up resistor on the <b>DP</b> pin. (The pull-up is automatically enabled in UART mode)
<i>ChargerPullupEnDM</i>	5	rd/w/s/c	0b	Enables the R <sub>CD</sub> Pull-up resistor on the <b>DM</b> pin. (The pull-up is automatically enabled in UART mode)
<i>USB RegOutput</i>	7:6	rd/w/s/c	00b	Controls the output voltage of the <b>VBAT</b> to <b>VDD33</b> regulator in USB mode. When the PHY is in Synchronous Mode, Serial Mode, or Low Power Mode, the regulator output will be the value specified in this register. 00: 3.3V (default) 01: 3.0V 10: 2.75V 11: 2.5V

## Chapter 8 Application Notes

### 8.1 Application Diagram

The USB333x requires few external components as shown in the application diagrams. The USB 2.0 Specification restricts the voltage at the VBUS pin to a maximum value of 5.25V. In some applications, the voltage will exceed this limit, so the USB333x provides an integrated over voltage protection circuit. The over voltage protection circuit works with an external resistor ( $R_{VBUS}$ ) to lower the voltage at the VBUS pin.

**Table 8.1 Component Values in Application Diagrams**

REFERENCE DESIGNATOR	VALUE	DESCRIPTION	NOTES
$C_{OUT}$	See <a href="#">Table 4.12</a>	Bypass capacitor to ground (<1 $\Omega$ ESR) for regulator stability.	Place as close as possible to the PHY.
$C_{VBUS}$	See <a href="#">Table 8.2</a>	Capacitor to ground required by the USB Specification. SMSC recommends <1 $\Omega$ ESR.	Place near the USB connector.
$C_{BYP}$	System dependent.	Bypass capacitor to ground. Typical values used are 0.1 or 0.01 $\mu$ F.	Place as close as possible to the PHY.
$R_{VBUS}$	1k $\Omega$ or 20k $\Omega$	Series resistor to work with internal over voltage protection.	See <a href="#">Section 5.6.2.6</a> for information regarding power dissipation.
$R_{BIAS}$	8.06k $\Omega$ ( $\pm$ 1%)	Series resistor to establish reference voltage.	See <a href="#">Section 5.3</a> for information regarding power dissipation.

**Table 8.2 Capacitance Values at VBUS of USB Connector**

MODE	MIN VALUE	MAX VALUE
Host	120 $\mu$ F	
Device	1 $\mu$ F	10 $\mu$ F
OTG	1 $\mu$ F	6.5 $\mu$ F






Figure 8.1 USB333x Device Application Diagram (Configured for ULPI Clock Output Mode)

Datasheet




Figure 8.2 USB3330 OTG Application Diagram (Configured for ULPI Clock Input Mode)




Figure 8.3 USB3333 Host Application Diagram (Configured for ULPI Clock Output Mode)

## 8.2 USB Charger Detection

The USB333x provides the hardware described in the USB Battery Charging Specification. SMSC provides an Application Note which describes how to use the USB333x in a battery charging application.

## 8.3 Reference Designs

SMSC has generated reference designs for connecting the USB333x to SOCs/ASICs with a ULPI port. Please contact the SMSC sales office for more details.

## 8.4 ESD Performance

The USB333x is protected from ESD strikes. By eliminating the requirement for external ESD protection devices, board space is conserved, and the board manufacturer is enabled to reduce cost.

**Datasheet**

The advanced ESD structures integrated into the USB333x protect the device whether or not it is powered up.

### **8.4.1 Human Body Model (HBM) Performance**

HBM testing verifies the ability to withstand the ESD strikes like those that occur during handling and manufacturing, and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event. The USB333x HBM performance is detailed in [Table 4.13](#).

### **8.4.2 EN/IEC 61000-4-2 Performance**

The EN/IEC 61000-4-2 ESD specification is an international standard that addresses system-level immunity to ESD strikes while the end equipment is operational. In contrast, the HBM ESD tests are performed at the device level with the device powered down.

SMSC contracts with Independent laboratories to test the USB333x to EN/IEC 61000-4-2 in a working system. Reports are available upon request. Please contact your SMSC representative, and request information on 3rd party ESD test results. The reports show that systems designed with the USB333x can safely provide the ESD performance shown in [Table 4.13](#) without additional board level protection.

In addition to defining the ESD tests, EN/IEC 61000-4-2 also categorizes the impact to equipment operation when the strike occurs (ESD Result Classification). The USB333x maintains an ESD Result Classification 1 or 2 when subjected to an EN/IEC 61000-4-2 (level 4) ESD strike.

Both air discharge and contact discharge test techniques for applying stress conditions are defined by the EN/IEC 61000-4-2 ESD document.

#### **8.4.2.1 Air Discharge**

To perform this test, a charged electrode is moved close to the system being tested until a spark is generated. This test is difficult to reproduce because the discharge is influenced by such factors as humidity, the speed of approach of the electrode, and construction of the test equipment.

#### **8.4.2.2 Contact Discharge**

The uncharged electrode first contacts the USB connector to prepare this test, and then the probe tip is energized. This yields more repeatable results, and is the preferred test method. The independent test laboratories contracted by SMSC provide test results for both types of discharge methods.

# Chapter 9 Package Outlines, Tape & Reel Drawings, Package Marking




Figure 9.1 25WLCSP, 1.97x1.97mm Body, 0.4mm Pitch




Figure 9.2 25WLCSP, 1.97x1.97 Tape and Reel




Figure 9.3 25WLCSP, 1.97x1.97 Reel Dimensions

Datasheet




Figure 9.4 25WLCSP, 1.97x1.97 Tape Sections





Figure 9.5 Reflow Profile and Critical Parameters for Lead-free (SnAgCu) Solder





## DS (WLCSP) - 2x2 MARKING

Figure 9.6 Package Marking

## Chapter 10 Datasheet Revision History

**Table 10.1 Customer Revision History**

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION
Rev. 1.3 (11-20-12)	Document co-branded: Microchip logo added; modification to legal disclaimer.  Added to ordering information: "Please contact your SMSC sales representative for additional documentation related to this product such as application notes, anomaly sheets, and design guidelines."	
Rev. 1.3 (09-07-11)	<a href="#">Table 4.2, "Operating Current (USB3333)"</a>	Changed "USB HS Idle" to "USB Idle" in the first row under Conditions column.
Rev. 1.3 (08-24-11)	<a href="#">Document features and Chapter 9, Package Outlines, Tape &amp; Reel Drawings, Package Marking</a>	References to "1.95mm x 1.95mm" changed to "1.97mm x 1.97mm".
Rev 1.3 (08-22-11)	<a href="#">Table 3.1, "Absolute Maximum Ratings", Table 3.2, "Recommended Operating Conditions"</a>	Removed requirement that VDD18 be active while VDDIO is active.
	<a href="#">Table 2.3, "USB3333 Pin Description"</a>	Modified VDDIO Description.
	<a href="#">Table 4.1, "Operating Current (USB3330, USB3331, USB3336, and USB3338)", Table 4.2, "Operating Current (USB3333)"</a>	Updated "Default Configuration" Current.
	<a href="#">Section 7.1.3.1, "HS Compensation Register"</a>	Removed "and LPM" from section title.
	<a href="#">Section 5.4.3, "REFCLK Jitter"</a>	Clarified REFCLK jitter specification.
	<a href="#">Figure 9.1, "25WLCSP, 1.97x1.97mm Body, 0.4mm Pitch"</a>	Updated package drawing.
	Throughout Document	Updated support for Battery Charging v1.2.
Rev. 1.22 (08-25-10)	Product Features	Added SMSC RapidCharge Anywhere feature.
	Added USB3338 information	
Rev. 1.1 (03-18-10)	<a href="#">Table 5.2, "REF[1:0] vs. required frequency at REFCLK (USB3330)"</a>	Corrected Error for 10 and 01 case.
	<a href="#">Figure 5.9, "Allowable REFCLK Jitter vs. Frequency"</a>	Added.
	<a href="#">Section 5.4.3, "REFCLK Jitter"</a>	Edited text.

Table 10.1 Customer Revision History (continued)

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION
	<a href="#">Section 7.1.3.1, "HS Compensation Register"</a>	Edited minimum VariSense limit to 55%.
Rev. 1.0 (09-15-09)	Document release	

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».



## JONHON

«JONHON» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

«FORSTAR» (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный)

Факс: 8 (812) 320-03-32

Электронная почта: [ocean@oceanchips.ru](mailto:ocean@oceanchips.ru)

Web: <http://oceanchips.ru/>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А