## 7/8-Bit Quad SPI Digital POT with Volatile Memory

## Features

- Quad Resistor Network
- Potentiometer or Rheostat Configuration Options
- Resistor Network Resolution:
- 7-bit: 128 Resistors (129 Taps)
- 8-bit: 256 Resistors (257 Taps)
- $\mathrm{R}_{\mathrm{AB}}$ Resistances Options of:
- $5 \mathrm{k} \Omega$
- $10 \mathrm{k} \Omega$
- $50 \mathrm{k} \Omega$
- $100 \mathrm{k} \Omega$
- Zero Scale to Full Scale Wiper Operation
- Low Wiper Resistance: $75 \Omega$ (typical)
- Low Tempco:
- Absolute (Rheostat): 50 ppm typical $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ )
- Ratiometric (Potentiometer): 15 ppm typical
- SPI Serial Interface ( 10 MHz , Modes 0,0 and 1,1 ):
- High-Speed Read/Writes to wiper registers
- Resistor Network Terminal Disconnect Feature via Terminal Control (TCON) Register
- Reset Input Pin
- Brown-out Reset Protection (1.5V typical)
- Serial Interface Inactive Current (2.5 $\mu \mathrm{A}$ typical)
- High-Voltage Tolerant Digital Inputs: Up to 12.5 V
- Supports Split Rail Applications
- Internal Weak Pull-up on all Digital Inputs
- Wide Operating Voltage:
- 2.7V to 5.5 V - Device Characteristics Specified
- 1.8 V to 5.5 V - Device Operation
- Wide Bandwidth (-3 dB) Operation:
- 2 MHz (typical) for $5.0 \mathrm{k} \Omega$ device
- Extended Temperature Range ( $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

Package Types (Top View)


[^0]
## MCP433X/435X

## Device Block Diagram



## Device Features

| Device | $\begin{aligned} & \text { の } \\ & 0 \\ & 0 \\ & 4 \\ & \mathbf{0} \\ & \# \end{aligned}$ | Wiper Configuration |  |  |  |  | Resistance (typical) |  |  | $V_{D D}$ Operating Range ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | $\mathrm{R}_{\mathrm{AB}}$ Options (k $\mathbf{~}$ ) | Wiper - RW <br> $(\Omega)$ |  |  |
| MCP4331 | 4 | Potentiometer ${ }^{(1)}$ | SPI | RAM | No | Mid-Scale | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 1.8 V to 5.5 V |
| MCP4332 | 4 | Rheostat | SPI | RAM | No | Mid-Scale | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 1.8 V to 5.5 V |
| MCP4341 | 4 | Potentiometer | SPI | EE | Yes | NV Wiper | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 2.7V to 5.5 V |
| MCP4342 | 4 | Rheostat | SPI | EE | Yes | NV Wiper | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 2.7 V to 5.5 V |
| MCP4351 | 4 | Potentiometer | SPI | RAM | No | Mid-Scale | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 1.8 V to 5.5 V |
| MCP4352 | 4 | Rheostat | SPI | RAM | No | Mid-Scale | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 1.8 V to 5.5 V |
| MCP4361 | 4 | Potentiometer ${ }^{(1)}$ | SPI | EE | Yes | NV Wiper | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 2.7 V to 5.5 V |
| MCP4362 | 4 | Rheostat | SPI | EE | Yes | NV Wiper | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 2.7 V to 5.5 V |

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).
2: Analog characteristics only tested from 2.7 V to 5.5 V unless otherwise noted.

### 1.0 ELECTRICAL CHARACTERISTICS

| Absolute Maximum Ratings $\dagger$ |
| :---: |
| Voltage on $V_{D D}$ with respect to $\mathrm{V}_{S S} . . . . .-0.6 \mathrm{~V}$ to +7.0 V Voltage on CS, SCK, SDI, SDI/SDO, and |
|  |  |
|  |
|  |
| SDO) with respect to $\mathrm{V}_{S S}$.............. -0.3 V to $\mathrm{V}_{\text {DD }}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}$ |
| ( $\mathrm{V}_{1}<0, \mathrm{~V}_{1}>\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}>\mathrm{V}_{\mathrm{PP}}$ |
| Output clamp current, $\mathrm{l}_{\mathrm{OK}}$ |
|  |
| Maximum output current sunk by any Output pin |
|  |
| ourced by any Output pin |
|  |
| Maximum current out of $\mathrm{V}_{\text {SS }}$ pin .................... 100 mA |
| Maximum current into V ${ }_{\text {DD }}$ pin ...................... 100 mA |
| Maximum current into PXA, PxW and PxB pins $\pm 2.5 \mathrm{~mA}$ Storage temperature ........... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  |  |
|  |
|  |
| Package power |
| $\left(\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}, \mathrm{T}_{J}=+150^{\circ} \mathrm{C}\right.$ ) TSSOP-14 ........ 1000 mW |
| TSSOP-20............................................... 1110 mW |
| QFN-20 (4x4) .......................................... 2320 mW |
| Soldering temperature of leads |
| (10 seconds) .............................................. $+300^{\circ} \mathrm{C}$ |
| ESD protection on all pins ............................................................................... 400 kV (HBM), |
|  |

Voltage on $V_{D D}$ with respect to $V_{S S} \ldots . .-0.6 \mathrm{~V}$ to +7.0 V RESET with respect to $\mathrm{V}_{\text {SS }}$..................... -0.6 V to 12.5 V
Voltage on all other pins (PxA, PxW, PxB and SDO) with respect to $\mathrm{V}_{S S} . . . . . . . . . . . . . .-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ Input clamp current, $\mathrm{I}_{\mathrm{IK}}$
$\left(\mathrm{V}_{1}<0, \mathrm{~V}_{1}>\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}>\mathrm{V}_{\mathrm{PP}}\right.$ ON HV pins) $\ldots \ldots . . . . . \pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}$
$\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}}\right)$........................................... $\pm 20$
Maximum output current sunk by any Output pin
25 mA
Maximum output current sourced by any Output pin
Maximum current out of $\mathrm{V}_{\text {SS }}$ pin ...................... 100 mA
Maximum current into $V_{D D}$ pin ......................... 100 mA
Maximum current into PXA, PxW and PxB pins $\pm 2.5 \mathrm{~mA}$ Storage temperature ........... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied
Package power dissipation
$\left(\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C}\right.$ ) TSSOP-14 $\ldots \ldots . . . .1000 \mathrm{~mW}$
TSSOP-20.................................................... 1110 mW
2320 mW
Soldering temperature of leads
( 10 seconds) ................................................... $+300^{\circ} \mathrm{C}$

Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
$+150^{\circ} \mathrm{C}$
$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## AC/DC CHARACTERISTICS

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 2.7 | - | 5.5 | V |  |  |
|  |  | 1.8 | - | 2.7 | V | Serial Interface only. |  |
| $\overline{\mathrm{CS}}, \mathrm{SDI}, \mathrm{SDO}$, SCK, RESET pin Voltage Range | $\mathrm{V}_{\mathrm{HV}}$ | $\mathrm{V}_{\text {SS }}$ | - | 12.5 V | V | $\mathrm{V}_{\mathrm{DD}} \geq 4.5 \mathrm{~V}$ | The $\overline{\mathrm{CS}}$ pin will be at one of three input levels ( $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). (Note 6) |
|  |  | $\mathrm{V}_{\text {SS }}$ | - | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+ \\ 8.0 \mathrm{~V} \end{gathered}$ | V | $\mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ |  |
| $V_{D D}$ Start Voltage to ensure Wiper Reset | $\mathrm{V}_{\mathrm{BOR}}$ | - | - | 1.65 | V | RAM retention voltage ( $\mathrm{V}_{\text {RAM }}$ ) < $\mathrm{V}_{\text {BOR }}$ |  |
| $V_{D D}$ Rise Rate to ensure Power-on Reset | $V_{\text {DDRR }}$ | (Note 9) |  |  | V/ms |  |  |
| Delay after device exits the Reset state $\left(\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\mathrm{BOR}}\right)$ | $\mathrm{T}_{\text {BORD }}$ | - | 10 | 20 | $\mu \mathrm{s}$ |  |  |
| Supply Current (Note 10) | $\mathrm{I}_{\mathrm{DD}}$ | - | - | 450 | $\mu \mathrm{A}$ | Serial Interface Active, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{SCK} @ 5 \mathrm{MHz}$, write all 0 's to volatile Wiper 0 (address Oh) |  |
|  |  | - | 2.5 | 5 | $\mu \mathrm{A}$ | Serial Interface Inactive, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  |
|  |  | - | 0.55 | 1 | mA | Serial Interface Active, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IHH}}$, SCK @ 5 MHz , decrement volatile Wiper 0 (address Oh) |  |

Note 1: Resistance is defined as the resistance between terminal $A$ to terminal $B$.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $V_{\text {WZSE }}$ and $V_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: POR/BOR is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| $\begin{aligned} & \text { Resistance } \\ & ( \pm 20 \%) \end{aligned}$ | $\mathrm{R}_{\text {AB }}$ | 4.0 | 5 | 6.0 | $\mathrm{k} \Omega$ | -502 devices (Note 1) |  |
|  |  | 8.0 | 10 | 12.0 | $\mathrm{k} \Omega$ | -103 devices (Note 1) |  |
|  |  | 40.0 | 50 | 60.0 | $\mathrm{k} \Omega$ | -503 devices (Note 1) |  |
|  |  | 80.0 | 100 | 120.0 | $\mathrm{k} \Omega$ | -104 devices (Note 1) |  |
| Resolution | N | 257 |  |  | Taps | 8-bit | No Missing Codes |
|  |  | 129 |  |  | Taps | 7-bit | No Missing Codes |
| Step Resistance | $\mathrm{R}_{\mathrm{S}}$ | - | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}} / \\ & (256) \\ & \hline \end{aligned}$ | - | $\Omega$ | 8-bit | Note 6 |
|  |  | - | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}} / \\ & (128) \end{aligned}$ | - | $\Omega$ | 7-bit | Note 6 |
| Nominal Resistance Match | (\| $\mathrm{R}_{\text {ABWC }}{ }^{-}$ <br> $R_{\text {ABMEAN }} \mid$ )/ <br> $\mathrm{R}_{\text {ABMEAN }}$ | - | 0.2 | 1.50 | \% | $5 \mathrm{k} \Omega$ | MCP43X1 devices only |
|  |  | - | 0.2 | 1.25 | \% | $10 \mathrm{k} \Omega$ |  |
|  |  | - | 0.2 | 1.0 | \% | $50 \mathrm{k} \Omega$ |  |
|  |  | - | 0.2 | 1.0 | \% | $100 \mathrm{k} \Omega$ |  |
|  | (\| $\mathrm{R}_{\text {BWWC }}{ }^{-}$ <br> $\mathrm{R}_{\text {BWMEAN }}$ )/ <br> $R_{\text {BWMEAN }}$ | - | 0.25 | 1.75 | \% | $5 \mathrm{k} \Omega$ | Code = Full Scale |
|  |  | - | 0.25 | 1.50 | \% | $10 \mathrm{k} \Omega$ |  |
|  |  | - | 0.25 | 1.25 | \% | $50 \mathrm{k} \Omega$ |  |
|  |  | - | 0.25 | 1.25 | \% | $100 \mathrm{k} \Omega$ |  |
| Wiper Resistance (Note 3, Note 4) | $\mathrm{R}_{\mathrm{W}}$ | - | 75 | 160 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=2.0 \mathrm{~mA}$, code $=00 \mathrm{~h}$ |  |
|  |  | - | 75 | 300 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=2.0 \mathrm{~mA}$, code $=00 \mathrm{~h}$ |  |
| Nominal Resistance Tempco | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 50 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
|  |  | - | 100 | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  | - | 150 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $T_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ratiometeric Tempco | $\Delta \mathrm{V}_{\mathrm{WB}} / \Delta \mathrm{T}$ | - | 15 | - | ppm $/{ }^{\circ} \mathrm{C}$ | Code $=$ Mid-scale (80h or 40h) |  |
| Resistance Tracking | $\Delta \mathrm{R}_{\text {TRACK }}$ | Section 2.0 |  |  | ppm $/{ }^{\circ} \mathrm{C}$ | See Section 2.0 "Typical Performance Curves" |  |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $V_{\text {WZSE }}$ and $V_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and B's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristic |  | anda perat l para $D D=$ | pera <br> emp <br> rs <br> to 5 | Cond <br> re <br> acros <br> $5 \mathrm{k} \Omega$, | (un $40^{\circ} \mathrm{C}$ <br> spec <br> k $\Omega, 50$ <br> value | ss otherwise specified) $\Gamma_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}(\text { extended })$ <br> d operating ranges unless noted. , $100 \mathrm{k} \Omega$ devices. <br> for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Resistor Terminal Input Voltage Range (Terminals A, B and W) | $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{W}}, \mathrm{V}_{\mathrm{B}}$ | Vss | - | $V_{\text {DD }}$ | V | Note 5, Note 6 |
| Maximum current through A, W or B | IW | - | - | 2.5 | mA | Worst case current through wiper when wiper is either Full Scale or Zero Scale. <br> (Note 6) |
| Leakage current into A, W or B | $I_{\text {WL }}$ | - | 100 | - | nA | MCP43X1 PxA $=\mathrm{PxW}=\mathrm{PxB}=\mathrm{V}_{S S}$ |
|  |  | - | 100 | - | nA | MCP43X2 PxB $=\mathrm{PxW}=\mathrm{V}_{\text {SS }}$ |

Note 1: Resistance is defined as the resistance between terminal $A$ to terminal $B$.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $V_{\text {WZSE }}$ and $V_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and B's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: POR/BOR is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristic |  | Standa <br> Operat <br> All para <br> $\mathrm{V}_{\mathrm{DD}}=$ <br> Typical | Operati <br> Temper <br> ters app 7 V to 5.5 ecificatio | Cond re across 5 k $\Omega$, repre | ns (un $40^{\circ} \mathrm{C}$ <br> spec k $\Omega, 50$ value | ss othe $\mathrm{T}_{\mathrm{A}} \leq+125$ <br> d opera <br> , 100 k <br> for $V_{D D}$ | spec exten ranges vices. $\mathrm{V}, \mathrm{T}_{\mathrm{A}}$ | fied) <br> ed) <br> unless noted. $+25^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Con | ditions |
| Full Scale Error | $\mathrm{V}_{\text {WFSE }}$ | -6.0 | -0.1 | - | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| (MCP43X1 only) |  | -4.0 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| $\text { 7-bit code }=80 \mathrm{~h})$ |  | -3.5 | -0.1 | - | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -2.0 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.8 | -0.1 | - | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.5 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.5 | -0.1 | - | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.5 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| Zero Scale Error | $\mathrm{V}_{\text {WZSE }}$ | - | +0.1 | +6.0 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| (MCP43X1 only) |  | - | +0.1 | +3.0 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| $\text { 7-bit code }=00 \mathrm{~h} \text { ) }$ |  | - | +0.1 | +3.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +2.0 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.8 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.5 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.5 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.5 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| Potentiometer Integral Non-linearity | INL | -1 | $\pm 0.5$ | +1 | LSb | 8-bit | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V} \\ & \text { MCP43X1 devices only } \\ & \text { (Note 2) } \end{aligned}$ |  |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | 7-bit |  |  |
| Potentiometer Differential Non-linearity | DNL | -0.5 | $\pm 0.25$ | +0.5 | LSb | 8-bit | $\begin{aligned} & \text { 3.0V } \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V} \\ & \mathrm{MCP} 43 \mathrm{X} 1 \text { devices only } \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ |  |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | 7-bit |  |  |
| Bandwidth -3 dB (See Figure 2-92, load $=30 \mathrm{pF}$ ) | BW | - | 2 | - | MHz | $5 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 2 | - | MHz |  | 7-bit | Code $=40 \mathrm{~h}$ |
|  |  | - | 1 | - | MHz | $10 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 1 | - | MHz |  | 7-bit | Code $=40 \mathrm{~h}$ |
|  |  | - | 200 | - | kHz | $50 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 200 | - | kHz |  | 7-bit | Code $=40 \mathrm{~h}$ |
|  |  | - | 100 | - | kHz | $100 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 100 | - | kHz |  | 7-bit | Code $=40 \mathrm{~h}$ |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## MCP433X/435X

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |  |
| Rheostat Integral Non-linearity MCP43X1 <br> (Note 4, Note 8) MCP43X2 devices only (Note 4) | R-INL | -1.5 | $\pm 0.5$ | +1.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -8.25 | +4.5 | +8.25 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=480 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=190 \mu \mathrm{~A}$ |
|  |  | -1.125 | $\pm 0.5$ | +1.125 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -6.0 | +4.5 | +6.0 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=480 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=190 \mu \mathrm{~A}$ |
|  |  | -1.5 | $\pm 0.5$ | +1.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -5.5 | +2.5 | +5.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=240 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=150 \mu \mathrm{~A}$ |
|  |  | -1.125 | $\pm 0.5$ | +1.125 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -4.0 | +2.5 | +4.0 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=240 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=150 \mu \mathrm{~A}$ |
|  |  | -1.5 | $\pm 0.5$ | +1.5 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -2.0 | +1 | +2.0 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=48 \mu \mathrm{~A} \\ & (\text { Note 7) } \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=30 \mu \mathrm{~A}$ |
|  |  | -1.125 | $\pm 0.5$ | +1.125 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -1.5 | +1 | +1.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=48 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=30 \mu \mathrm{~A}$ |
|  |  | -1.0 | $\pm 0.5$ | +1.0 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -1.5 | +0.25 | +1.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=24 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=15 \mu \mathrm{~A}$ |
|  |  | -0.8 | $\pm 0.5$ | +0.8 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -1.125 | +0.25 | +1.125 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=24 \mu \mathrm{~A} \\ & (\text { Note 7) } \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=15 \mu \mathrm{~A}$ |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $V_{\text {WZSE }}$ and $V_{\text {WFSE }}$.
5: Resistor terminals $\mathrm{A}, \mathrm{W}$ and B's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters <br> Rheostat Differential Non-linearity MCP43X1 (Note 4, Note 8) MCP43X2 devices only (Note 4) | Sym | Min | Typ | Max | Units | Conditions |  |  |
|  | R-DNL | -0.5 | $\pm 0.25$ | +0.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -1.0 | +0.5 | +1.0 | LSb |  |  | $\begin{aligned} & \text { 3.0V, } \mathrm{I}_{\mathrm{W}}=480 \mu \mathrm{~A} \\ & \text { (Note 7) } \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=190 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -0.75 | +0.5 | +0.75 | LSb |  |  | $\begin{aligned} & \text { 3.0V, } I_{W}=480 \mu \mathrm{~A} \\ & \text { (Note 7) } \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=190 \mu \mathrm{~A}$ |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -1.0 | +0.25 | +1.0 | LSb |  |  | $\begin{aligned} & \begin{array}{l} \text { 3.0V, } \mathrm{I}_{\mathrm{W}}=240 \mu \mathrm{~A} \\ \text { (Note 7) } \end{array} \\ & \hline \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=150 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -0.75 | +0.5 | +0.75 | LSb |  |  | $\begin{aligned} & \text { 3.0V, } \mathrm{I}_{\mathrm{W}}=240 \mu \mathrm{~A} \\ & \text { (Note 7) } \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=150 \mu \mathrm{~A}$ |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=48 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=30 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=48 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=30 \mu \mathrm{~A}$ |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=24 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=15 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=24 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | $1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=30 \mu \mathrm{~A}$ |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and B's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: POR/BOR is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Capacitance ( $\mathrm{P}_{\mathrm{A}}$ ) | $\mathrm{C}_{\text {AW }}$ | - | 75 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code = Full Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{w}}$ ) | $\mathrm{C}_{\text {W }}$ | - | 120 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=$ Full Scale |
| Capacitance ( $\mathrm{P}_{\mathrm{B}}$ ) | $\mathrm{C}_{\text {BW }}$ | - | 75 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code = Full Scale |
| Digital Inputs/Outputs ( $\overline{\mathrm{CS}}, \mathrm{SDI}, \mathrm{SDO}, \mathrm{SCK}, \overline{\mathrm{WP}}, \overline{\mathrm{RESET}}$ ) |  |  |  |  |  |  |
| Schmitt Trigger High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{gathered} 0.45 \mathrm{~V}_{\mathrm{D}} \\ \mathrm{D} \end{gathered}$ | - | - | V | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> (Allows 2.7V Digital $\mathrm{V}_{\mathrm{DD}}$ with 5 V Analog $\mathrm{V}_{\mathrm{DD}}$ ) |
|  |  | $0.5 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}$ |
| Schmitt Trigger Low Input Threshold | $\mathrm{V}_{\text {IL }}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | - | V |  |
| High Voltage Input Entry Voltage | $\mathrm{V}_{\mathrm{IHH}}$ | 8.5 | - | $12.5{ }^{(6)}$ | V |  |
| High Voltage Input Exit Voltage | $\mathrm{V}_{\mathrm{IHH}}$ | - | - | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}}+ \\ 0.8 \mathrm{~V} \end{gathered}$ | V |  |
| High Voltage Limit | $\mathrm{V}_{\text {MAX }}$ | - | - | $12.5{ }^{(6)}$ | V | Pin can tolerate $\mathrm{V}_{\mathrm{MAX}}$ or less. |
| Output Low Voltage (SDO) | $\mathrm{V}_{\mathrm{OL}}$ | $V_{S S}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V | $\mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
|  |  | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ |
| Output High <br> Voltage (SDO) | $\mathrm{V}_{\mathrm{OH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V | $\mathrm{l}_{\mathrm{OH}}=-2.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
|  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{\text {DD }}$ | V | $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ |

Note 1: Resistance is defined as the resistance between terminal $A$ to terminal $B$.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $V_{\text {WZSE }}$ and $V_{\text {WFSE }}$.
5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: POR/BOR is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| Weak Pull-up Current | $\mathrm{I}_{\mathrm{PU}}$ | - | - | 1.75 | mA | Internal $\mathrm{V}_{\mathrm{DD}}$ pull-up, $\mathrm{V}_{\mathrm{IHH}}$ pull-down, $V_{D D}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{C S}}=12.5 \mathrm{~V}$ |  |
|  |  | - | 170 | - | $\mu \mathrm{A}$ | $\overline{\mathrm{CS}}$ pin, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{CS}}}=3 \mathrm{~V}$ |  |
| $\overline{\mathrm{CS}}$ Pull-up/ <br> Pull-down <br> Resistance | $\mathrm{R}_{\mathrm{CS}}$ | - | 16 | - | k ת | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{CS}}}=3 \mathrm{~V}$ |  |
| RESET Pull-up Resistance | $\mathrm{R}_{\text {RESET }}$ | - | 16 | - | k $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{RESET}}}=0 \mathrm{~V}$ |  |
| Input Leakage Current | $I_{\text {IL }}$ | -1 | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ (all pins) and <br> $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ (all pins except $\overline{\text { RESET }}$ ) |  |
| Pin Capacitance | $\mathrm{C}_{\text {IN }}, \mathrm{C}_{\text {OUT }}$ | - | 10 | - | pF | $\mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}$ |  |
| RAM (Wiper, TCON) Value |  |  |  |  |  |  |  |
| Value Range | N | Oh | - | 1FFh | hex | 8-bit device |  |
|  |  | Oh | - | 1FFh | hex | 7-bit device |  |
| TCON POR/BOR Setting |  | 1FF |  |  | hex | All terminals connected |  |
| Wiper POR/BOR | N | 080h |  |  | hex | 8-bit |  |
| Setting |  | 040h |  |  | hex | 7-bit |  |
| Power Requirements |  |  |  |  |  |  |  |
| Power Supply Sensitivity <br> (MCP43X1) | PSS | - | 0.0015 | 0.0035 | \%/\% | 8-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{A}}=2.7 \mathrm{~V} \text {, Code }=80 \mathrm{~h} \end{aligned}$ |
|  |  | - | 0.0015 | 0.0035 | \%/\% | 7-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{A}}=2.7 \mathrm{~V}, \text { Code }=40 \mathrm{~h} \end{aligned}$ |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP43X1 only.
4: MCP43X2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

### 1.1 SPI Mode Timing Waveforms and Requirements



FIGURE 1-1: Reset Waveforms.
TABLE 1-1: RESET TIMING

| Timing Characteristics |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| $\overline{\text { RESET }}$ pulse width | $\mathrm{t}_{\text {RST }}$ | 50 | - | - | ns |  |
| $\overline{\text { RESET }}$ rising edge normal mode (Wiper driving and SPI interface operational) | $\mathrm{t}_{\text {RSTD }}$ | - | - | 20 | ns |  |



FIGURE 1-2: $\quad$ SPI Timing Waveform (Mode = 11).
TABLE 1-2: SPI REQUIREMENTS (MODE = 11)

| \# | Characteristic | Symbol | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCK Input Frequency | FSCK | - | 10 | MHz | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | - | 1 | MHz | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 70 | $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) to SCK $\uparrow$ input | TcsA2scH | 60 | - | ns |  |
| 71 | SCK input high time | TscH | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 72 | SCK input low time | TscL | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 73 | Setup time of SDI input to SCK $\uparrow$ edge | TDIV2scH | 10 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 20 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 74 | Hold time of SDI input from SCK $\uparrow$ edge | TscH20iL | 20 | - | ns |  |
| 77 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) to SDO output high-impedance | TcsH2doZ | - | 50 | ns | Note 1 |
| 80 | SDO data output valid after SCK $\downarrow$ edge | TscL2doV | - | 70 | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  |  | 170 | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 83 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) after SCK $\uparrow$ edge | TscH2csl | 100 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 1 |  | ms | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 84 | Hold time of $\overline{\mathrm{CS}}$ Inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) | TcsA2csl | 50 | - | ns |  |

Note 1: This specification by design.

## MCP433X/435X



FIGURE 1-3: $\quad$ SPI Timing Waveform (Mode = 00).
TABLE 1-3: $\quad$ SPI REQUIREMENTS $(M O D E=00)$

| \# | Characteristic | Symbol | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCK Input Frequency | $\mathrm{F}_{\text {SCK }}$ | - | 10 | MHz | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | - | 1 | MHz | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 70 | $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IHH }}$ ) to SCK $\uparrow$ input | TcsA2scH | 60 | - | ns |  |
| 71 | SCK input high time | TscH | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 72 | SCK input low time | TscL | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 73 | Setup time of SDI input to SCK $\uparrow$ edge | ToIV2scH | 10 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 20 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 74 | Hold time of SDI input from SCK $\uparrow$ edge | TscH2DIL | 20 | - | ns |  |
| 77 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) to SDO output high-impedance | TcsH2doZ | - | 50 | ns | Note 1 |
| 80 | SDO data output valid after SCK $\downarrow$ edge | TscL2doV | - | 70 | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  |  | 170 | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 82 | SDO data output valid after $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) | TssL2doV | - | 85 | ns |  |
| 83 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) after SCK $\downarrow$ edge | TscH2csl | 100 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 1 |  | ms | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 84 | Hold time of $\overline{\mathrm{CS}}$ Inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) | TcsA2csl | 50 | - | ns |  |

Note 1: This specification by design.

## TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal Package Resistances |  |  |  |  |  |  |
| Thermal Resistance, 14L-TSSOP | $\theta_{\mathrm{JA}}$ | - | 100 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance, 20L-QFN | $\theta_{\mathrm{JA}}$ | - | 43 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance, 20L-TSSOP | $\theta_{\mathrm{JA}}$ | - | 90 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

MCP433X/435X

NOTES:

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-1: Device Current (I $I_{D D}$ ) vs. SPI Frequency ( $f_{\text {SCK }}$ ) and Ambient Temperature $\left(V_{D D}=2.7 \mathrm{~V}\right.$ and 5.5 V$)$.


FIGURE 2-2: Device Current (I ${ }_{S H D N}$ ) and $V_{D D} \cdot\left(\overline{C S}=V_{D D}\right)$ vs. Ambient Temperature.


FIGURE 2-3: $\overline{C S}$ Pull-up/Pull-down
Resistance ( $R \overline{C S}$ ) and Current ( $\overline{C S}$ ) vs. $\overline{C S}$ Input Voltage $\left(V_{\overline{C S}}\right)\left(V_{D D}=5.5 \mathrm{~V}\right)$.


FIGURE 2-4:
$\overline{\overline{C S}}$ High Input Entry/Exit Threshold vs. Ambient Temperature and $V_{D D}$.

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-5: $\quad 5 \mathrm{k} \Omega$ Pot Mode $-R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-6: $5 \mathrm{k} \Omega$ Pot Mode $-R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-7: 5 k $\Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-8: $\quad 5 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}, I_{W}=900 \mu A$ ).


FIGURE 2-9: $\quad 5 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}, I_{W}=480 \mu A$ ).


FIGURE 2-10: $\quad 5 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}, I_{W}=260 \mu A$ ).

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-11: $\quad 5 \mathrm{k} \Omega$ - Nominal Resistance $\left(R_{A B}\right)(\Omega)$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-12: $5 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=190 \mu \mathrm{~A}\right)$.


FIGURE 2-13: $5 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 V, I_{W}=190 \mu A$ ).


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.
FIGURE 2-14: $\quad 5 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=190 \mu \mathrm{~A}\right)$.

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-15: $\quad 5 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs. Wiper Setting and Temperature $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=190 \mu \mathrm{~A}\right)$.


FIGURE 2-16: $\quad 5 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B w o}-R_{B W 3}\right)$ Error (\%) vs. Wiper Setting and Temperature $\left(V_{D D}=3.0 V, I_{W}=190 \mu A\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.
FIGURE 2-17: $5 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs. Wiper Setting and Temperature $\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=190 \mu \mathrm{~A}\right)$.


FIGURE 2-18: $\quad 5 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs. Wiper Setting. $\left(R_{B W(c o d e}=n, 125^{\circ} \mathrm{C}\right)-R_{B W}$ (code $=n$, $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=190 \mu \mathrm{~A}\right)$.


FIGURE 2-19: $\quad 5 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs.
Wiper Setting. $\left(R_{B W}\right.$ (code $\left.=n, 125^{\circ} \mathrm{C}\right)-R_{B W}$ (code $=n$, $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }=}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=3.0 V, I_{W}=190 \mu A\right)$.


> | Note: | See Appendix B: for additional infor- |
| :--- | :--- |
|  | mation of $R_{W}$ resistance variation char- |
| acteristics for $V_{D D}>2.7 \mathrm{~V}$. |  |

FIGURE 2-20: $\quad 5 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs.
Wiper Setting. $\left.\left(R_{B W(c o d e}=n, 125^{\circ}\right)^{-}\right)_{B W(\text { code }}=n$,
$\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W\left(\text { code }=256,25^{\circ} \mathrm{C}\right)} / 165^{\circ} \mathrm{C} * 1,000,000\right)$
$\left(V_{D D}=1.8 V, I_{W}=190 \mu \mathrm{~A}\right)$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-21: $5 \mathrm{k} \Omega$-Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-22:
$5 \mathrm{k} \Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-23: $\quad 5 \mathrm{k} \Omega$ - Power-Up Wiper
Response Time (20 ms/Div).


FIGURE 2-24: $\quad 5 \mathrm{k} \Omega$-Low-Voltage
Increment Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu s / D i v$ ).


FIGURE 2-25: $5 \mathrm{k} \Omega$ - Low-Voltage
Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-26: 10 k $\Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-27: 10 k $\Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-28: 10 k $\Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-29: $10 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}, I_{W}=450 \mu A$ ).


FIGURE 2-30: $10 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}, I_{W}=240 \mu A$ ).


FIGURE 2-31: 10 k $\Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}, I_{W}=125 \mu \mathrm{~A}$ ).

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-32: 10 k $\Omega$ - Nominal Resistance $\left(R_{A B}\right)(\Omega)$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-33: $10 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=150 \mu \mathrm{~A}\right)$.


FIGURE 2-34: $10 k \Omega-R_{W B}(\Omega)$ vs. Wiper
Setting and Ambient Temperature
$\left(V_{D D}=3.0 V, I_{W}=150 \mu A\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-35: $10 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper
Setting and Ambient Temperature
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=150 \mu \mathrm{~A}\right)$.

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-36: $10 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
$\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=150 \mu \mathrm{~A}\right)$.


FIGURE 2-37: $10 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs. Wiper Setting and Temperature
( $V_{D D}=3.0 \mathrm{~V}, I_{W}=150 \mu \mathrm{~A}$ ).


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-38: $10 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B w 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
( $V_{D D}=1.8 \mathrm{~V}, I_{W}=150 \mu \mathrm{~A}$ ).


FIGURE 2-39: $10 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs. Wiper Setting. $\left(R_{B W}\right.$ (code $\left.=n, 125^{\circ} \mathrm{C}\right)-R_{B W}$ (code $=n$, $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=150 \mu \mathrm{~A}\right)$.


FIGURE 2-40: $10 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs. Wiper Setting. ( $\left.R_{B W(\text { code }}=n, 125^{\circ}\right)^{-} R_{B W}$ (code $=n$, $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }=}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=3.0 V, I_{W}=150 \mu A\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.
FIGURE 2-41: $\quad 10 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs. Wiper Setting. ( $\left.R_{B W\left(c o d e=n, 125^{\circ} \mathrm{C}\right.}\right)^{-R_{B W} \text { (code }=n \text {, }}$ $\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W\left(\text { code }=256,25^{\circ} \mathrm{C}\right)} / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=150 \mu \mathrm{~A}\right)$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-42: 10 k $\Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-43: 10 k $\Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ )
(1 $\mu \mathrm{s} /$ Div).


FIGURE 2-44: $10 \mathrm{k} \Omega$-Low-Voltage
Increment Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).


FIGURE 2-45: 10 k $\Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-46: $50 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-47: $50 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-48: $50 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-49: $\quad 50 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}, I_{W}=90 \mu \mathrm{~A}$ ).


FIGURE 2-50: $\quad 50 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}, I_{W}=48 \mu \mathrm{~A}$ ).


FIGURE 2-51: $\quad 50 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}, I_{W}=25 \mu \mathrm{~A}$ ).

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-52: $\quad 50 \mathrm{k} \Omega$ - Nominal Resistance $\left(R_{A B}\right)(\Omega)$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-53: $\quad 50 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=90 \mu A\right)$.


FIGURE 2-54: $50 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature $\left(V_{D D}=3.0 \mathrm{~V}, I_{W}=48 \mu \mathrm{~A}\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-55: $50 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper
Setting and Ambient Temperature
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=30 \mu \mathrm{~A}\right)$.

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-56: $\quad 50 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
$\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=90 \mu \mathrm{~A}\right)$.


FIGURE 2-57: $\quad 50 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
$\left(V_{D D}=3.0 \mathrm{~V}, I_{W}=48 \mu \mathrm{~A}\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-58: $50 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B w 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=30 \mu \mathrm{~A}\right)$.


FIGURE 2-59: $\quad 50 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs. Wiper Setting. $\left(R_{B W}\right.$ (code $\left.=n, 125^{\circ} \mathrm{C}\right)-R_{B W}$ (code $=n$, $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=90 \mu \mathrm{~A}\right)$.


FIGURE 2-60: $\quad 50 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs.
Wiper Setting. $\left(R_{B W(c o d e}=n, 125^{\circ} \mathrm{C}\right)-R_{B W}$ (code $=n$, $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }=}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=3.0 \mathrm{~V}, I_{W}=48 \mu \mathrm{~A}\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-61: $\quad 50 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs.
Wiper Setting. ( $\left.R_{B W\left(c o d e=n, 125^{\circ} \mathrm{C}\right.}\right)^{-R_{B W} \text { (code }=n \text {, }}$ $\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W\left(\text { code }=256,25^{\circ} \mathrm{C}\right)} / 165^{\circ} \mathrm{C} * 1,000,000\right)$
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=30 \mu \mathrm{~A}\right)$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-62: $\quad 50 \mathrm{k} \Omega$ - Low-Voltage Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-63: $\quad 50 \mathrm{k} \Omega$ - Low-Voltage Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-64: $50 \mathrm{k} \Omega$-Low-Voltage Increment Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-65: $50 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-66: $100 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-67: $100 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-68: $100 \mathrm{k} \Omega$ Pot Mode $-R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-69: 100 k $\Omega$ Rheo Mode - $R_{W}$ ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}, I_{W}=45 \mu \mathrm{~A}$ ).


FIGURE 2-70: 100 k $\Omega$ Rheo Mode - RW ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}, I_{W}=24 \mu \mathrm{~A}$ ).


FIGURE 2-71: 100 k $\Omega$ Rheo Mode - $R_{W}$ ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $\left.V_{D D}=1.8 \mathrm{~V}, I_{W}=10 \mu \mathrm{~A}\right)$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-72: $100 \mathrm{k} \Omega$ - Nominal Resistance $\left(R_{A B}\right)(\Omega)$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-73: $100 \mathrm{k} \Omega-R_{\text {WB }}(\Omega)$ vs. Wiper Setting and Ambient Temperature
$\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=45 \mu A\right)$.


FIGURE 2-74: $100 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature $\left(V_{D D}=3.0 \mathrm{~V}, I_{W}=24 \mu \mathrm{~A}\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-75: $100 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper
Setting and Ambient Temperature
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=15 \mu \mathrm{~A}\right)$.

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-76: $100 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
$\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=45 \mu \mathrm{~A}\right)$.


FIGURE 2-77: $100 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
( $V_{D D}=3.0 \mathrm{~V}, I_{W}=24 \mu \mathrm{~A}$ ).


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.

FIGURE 2-78: $100 \mathrm{k} \Omega$ - Worst Case $R_{B W}$ from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ Error (\%) vs.
Wiper Setting and Temperature
( $V_{D D}=1.8 \mathrm{~V}, I_{W}=15 \mu \mathrm{~A}$ ).


FIGURE 2-79: $100 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs. Wiper Setting. $\left(R_{B W(c o d e}=n, 125^{\circ} \mathrm{C}\right)-R_{B W}$ (code $=n$, $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=45 \mu \mathrm{~A}\right)$.


FIGURE 2-80: $100 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs. Wiper Setting. ( $\left.R_{B W(\text { code }}=n, 125^{\circ} \mathrm{C}\right)-R_{B W(\text { code }=n,}$ $\left.\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }}=256,25^{\circ} \mathrm{C}\right) / 165^{\circ} \mathrm{C} * 1,000,000\right)$ $\left(V_{D D}=3.0 \mathrm{~V}, I_{W}=24 \mu \mathrm{~A}\right)$.


Note: See Appendix B: for additional information of $R_{W}$ resistance variation characteristics for $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$.
FIGURE 2-81: $100 \mathrm{k} \Omega-R_{W B} P P M /{ }^{\circ} \mathrm{C}$ vs.
 $\left.\left.-40^{\circ} \mathrm{C}\right) / R_{B W(\text { code }=}=256,25^{\circ} \mathrm{C} / 165^{\circ} \mathrm{C} * 1,000,000\right)$
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=15 \mu \mathrm{~A}\right)$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-82: $100 \mathrm{k} \Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-83: 100 k $\Omega$ - Low-Voltage Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-84: $100 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).


FIGURE 2-85: $100 \mathrm{k} \Omega$ - Low-Voltage
Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).

## MCP433X/435X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-86: $\quad V_{I H}(S D I, S C K, \overline{C S}$, and $\overline{R E S E T})$ vs. $V_{D D}$ and Temperature.


FIGURE 2-87: $\quad V_{I L}(S D I, S C K, \overline{C S}$, and $\overline{R E S E T})$ vs. $V_{D D}$ and Temperature.


FIGURE 2-88: $I_{O H}(S D O)$ vs. $V_{D D}$ and Temperature.


FIGURE 2-89: $\quad l_{O L}(S D O)$ vs. $V_{D D}$ and Temperature.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-90: $\quad$ POR/BOR Trip point vs. $V_{D D}$ and Temperature.


FIGURE 2-91: SCK Input Frequency vs. Voltage and Temperature.
2.1 Test Circuits


FIGURE 2-92:
-3 db Gain vs. Frequency Measurement.


$$
\begin{aligned}
& R_{B W}=V_{W} / I_{W} \\
& R_{W}=\left(V_{W}-V_{A}\right) / I_{W}
\end{aligned}
$$

FIGURE 2-93: $\quad R_{B W}$ and $R_{W}$ Measurement.

MCP433X/435X

NOTES:

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.
Additional descriptions of the device pins follows.
TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP433X/435X

| Pin |  |  |  |  |  | Weak <br> Pull-up/ down (Note 1) | Standard Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSSOP |  | $\frac{\text { QFN }}{20 L}$ | Symbol | 1/0 | Buffer Type |  |  |
| 14L | 20L |  |  |  |  |  |  |
| - | 1 | 19 | P3A | A | Analog | No | Potentiometer 3 Terminal A |
| 1 | 2 | 20 | P3W | A | Analog | No | Potentiometer 3 Wiper Terminal |
| 2 | 3 | 1 | P3B | A | Analog | No | Potentiometer 3 Terminal B |
| 3 | 4 | 2 | $\overline{\text { CS }}$ | 1 | HV w/ST | "smart" | SPI Chip Select Input |
| 4 | 5 | 3 | SCK | 1 | HV w/ST | "smart" | SPI Clock Input |
| 5 | 6 | 4 | SDI | 1 | HV w/ST | "smart" | SPI Serial Data Input |
| 6 | 7 | 5 | $\mathrm{V}_{S S}$ | - | $P$ | - | Ground |
| 7 | 8 | 6 | P1B | A | Analog | No | Potentiometer 1 Terminal B |
| 8 | 9 | 7 | P1W | A | Analog | No | Potentiometer 1 Wiper Terminal |
| - | 10 | 8 | P1A | A | Analog | No | Potentiometer 1 Terminal A |
| - | 11 | 9 | POA | A | Analog | No | Potentiometer 0 Terminal A |
| 9 | 12 | 10 | POW | A | Analog | No | Potentiometer 0 Wiper Terminal |
| 10 | 13 | 11 | P0B | A | Analog | No | Potentiometer 0 Terminal B |
| - | 14 | 12 | NC | 1 | 1 | - | No Connect |
| - | 15 | 13 | RESET | 1 | HV w/ST | Yes | Hardware Reset Pin |
| 11 | 16 | 14 | SDO | 0 | O | No | SPI Serial Data Output |
| 12 | 17 | 15 | $V_{D D}$ | - | P | - | Positive Power Supply Input |
| 13 | 18 | 16 | P2B | A | Analog | No | Potentiometer 2 Terminal B |
| 14 | 19 | 17 | P2W | A | Analog | No | Potentiometer 2 Wiper Terminal |
| - | 20 | 18 | P2A | A | Analog | No | Potentiometer 2 Terminal A |
| - | - | 21 | EP | - | - | - | Exposed Pad. (Note 2) |

Legend: $\quad$ HV w/ST = High Voltage tolerant input (with Schmitt trigger input)
A = Analog pins (Potentiometer terminals) I = digital input (high Z)
$\mathrm{O}=$ digital output $\quad \mathrm{I} / \mathrm{O}=$ Input $/$ Output
$P=$ Power
Note 1: The pin's "smart" pull-up shuts off while the pin is forced low. This is done to reduce the standby and shutdown current.
2: The QFN package has a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's $V_{S S}$ pin.

### 3.1 Chip Select (CS)

The $\overline{\mathrm{CS}}$ pin is the serial interface's chip select input. Forcing the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\text {IL }}$ enables the serial commands. Forcing the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IHH}}$ enables the high-voltage serial commands.

### 3.2 Serial Clock (SCK)

The SCK pin is the serial interface's Serial Clock pin. This pin is connected to the host controllers SCK pin. The MCP43XX is an SPI slave device, so it's SCK pin is an input only pin.

### 3.3 Serial Data In (SDI)

The SDI pin is the serial interfaces Serial Data In pin. This pin is connected to the host controllers SDO pin.

### 3.4 Ground ( $\mathbf{V}_{\mathrm{SS}}$ )

The $\mathrm{V}_{\mathrm{SS}}$ pin is the device ground reference.

### 3.5 Potentiometer Terminal B

The terminal B pin is connected to the internal potentiometer's terminal B.

The potentiometer's terminal $B$ is the fixed connection to the zero scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 \times 00$ for both 7-bit and 8-bit devices.
The terminal $B$ pin does not have a polarity relative to the terminal $W$ or $A$ pins. The terminal $B$ pin can support both positive and negative current. The voltage on terminal $B$ must be between $V_{S S}$ and $V_{D D}$.
MCP43XX devices have four terminal B pins, one for each resistor network.

### 3.6 Potentiometer Wiper (W) Terminal

The terminal W pin is connected to the internal potentiometer's terminal W (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The terminal W pin does not have a polarity relative to terminals A or B pins. The terminal W pin can support both positive and negative current. The voltage on terminal W must be between $\mathrm{V}_{\mathrm{SS}}$ and $V_{D D}$.
MCP43XX devices have four terminal W pins, one for each resistor network.

### 3.7 Potentiometer Terminal A

The terminal A pin is available on the MCP43X1 devices, and is connected to the internal potentiometer's terminal A.
The potentiometer's terminal $A$ is the fixed connection to the full scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 \times 100$ for 8 -bit devices or $0 \times 80$ for 7 -bit devices.

The terminal $A$ pin does not have a polarity relative to the terminal $W$ or $B$ pins. The terminal $A$ pin can support both positive and negative current. The voltage on terminal $A$ must be between $V_{S S}$ and $V_{D D}$.
The terminal A pin is not available on the MCP43X2 devices, and the internally terminal $A$ signal is floating.
MCP43X1 devices have four terminal A pins, one for each resistor network.

### 3.8 Not Connected (NC)

The NC pin is not used.

### 3.9 Reset (RESET)

The RESET pin is used to force the device into the POR/BOR state.

### 3.10 Serial Data Out (SDO)

The SDO pin is the serial interfaces Serial Data Out pin. This pin is connected to the host controllers SDI pin.

This pin allows the host controller to read the digital potentiometers registers, or monitor the state of the command error bit.

### 3.11 Positive Power Supply Input (VDD)

The $V_{D D}$ pin is the device's positive power supply input. The input power supply is relative to $\mathrm{V}_{\mathrm{SS}}$.
While the devices $\mathrm{V}_{\mathrm{DD}}$ is less than $\mathrm{V}_{\text {min }}(2.7 \mathrm{~V})$, the electrical performance of the device may not meet the data sheet specifications.

### 3.12 Exposed Pad (EP)

This pad is conductively connected to the device's substrate. This pad should be tied to the same potential as the $\mathrm{V}_{\mathrm{SS}}$ pin (or left unconnected). This pad could be used to assist as a heat sink for the device when connected to a PCB heat sink.

### 4.0 FUNCTIONAL OVERVIEW

This data sheet covers a family of four volatile Digital Potentiometer and Rheostat devices that will be referred to as MCP43XX. The MCP43X1 devices are the Potentiometer configuration, while the MCP43X2 devices are the Rheostat configuration.
As the Device Block Diagram shows, there are four main functional blocks. These are:

- POR/BOR and Reset Operation
- Memory Map
- Resistor Network
- Serial Interface (SPI)

The POR/BOR operation and the Memory Map are discussed in this section and the Resistor Network and SPI operation are described in their own sections. The Device Commands are discussed in Section 7.0.

### 4.1 POR/BOR and Reset Operation

The Power-on Reset is the case where the device is having power applied to it from $\mathrm{V}_{\mathrm{SS}}$. The Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range.
The devices RAM retention voltage ( $\mathrm{V}_{\mathrm{RAM}}$ ) is lower than the POR/BOR voltage trip point $\left(\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}\right)$. The maximum $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage is less than 1.8 V .
When $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}<\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$, the analog electrical performance may not meet the data sheet specifications. In this region, the device is capable of incrementing, decrementing, reading and writing to its volatile memory, if the proper serial command is executed.
When $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ or the $\overline{\mathrm{RESET}}$ pin is Low, the pin weak pull-ups are enabled.

### 4.1.1 POWER-ON RESET

When the device powers up, the device $V_{D D}$ will cross the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage. Once the $\mathrm{V}_{\mathrm{DD}}$ voltage crosses the $V_{P O R} / V_{B O R}$ voltage, the following happens:

- Volatile wiper register is loaded with the default value
- The TCON registers are loaded with their default value
- The device is capable of digital operation


### 4.1.2 BROWN-OUT RESET

When the device powers down, the device $V_{D D}$ will cross the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage.
Once the $\mathrm{V}_{\mathrm{DD}}$ voltage decreases below the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage the following happens:

- Serial Interface is disabled

If the $V_{D D}$ voltage decreases below the $V_{R A M}$ voltage, the following happens:

- Volatile wiper registers may become corrupted
- TCON registers may become corrupted

As the voltage recovers above the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage, the operation is the same as Power-on Reset (see Section 4.1.1 "Power-on Reset").
Serial commands not completed due to a brown-out condition may cause the memory location to become corrupted.

### 4.1.3 $\overline{\text { RESET PIN }}$

The RESET pin can be used to force the device into the POR/BOR state of the device. When the RESET pin is forced Low, the device is forced into the Reset state. This means that the TCON registers are forced to their default values and the volatile wiper registers are loaded with the default value. Also the SPI interface is disabled.
This feature allows a hardware method for all registers to be updated to the default value at the same time.

### 4.1.4 INTERACTION OF RESET PIN AND BOR/ POR CIRCUITRY

Figure 4-1 shows how the $\overline{\text { RESET }}$ pin signal and the POR/BOR signal interact to control the hardware Reset state of the device.


FIGURE 4-1: $\quad P O R / B O R$ Signal and
RESET Pin Interaction.

### 4.2 Memory Map

The device memory supports 16 locations that are 9 -bits wide ( $16 \times 9$ bits). This memory space contains only volatile locations (see Table 4-2).

### 4.2.1 VOLATILE MEMORY (RAM)

There are six volatile memory locations. These are:

- Volatile Wiper 0
- Volatile Wiper 1
- Volatile Wiper 2
- Volatile Wiper 3
- Terminal Control (TCONO) Register 0
- Terminal Control (TCON)1 Register 1

The volatile memory starts functioning at the RAM retention voltage ( $\mathrm{V}_{\text {RAM }}$ ). The POR/BOR Wiper code is shown in Table 4-1.

TABLE 4-1: STANDARD SETTINGS

| Resistance Code | Typical $\mathbf{R}_{\text {AB }}$ Value | Default POR Wiper Setting | Wiper Code |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 8-bit | 7-bit |
| -502 | $5.0 \mathrm{k} \Omega$ | Mid scale | 80h | 40h |
| -103 | $10.0 \mathrm{k} \Omega$ | Mid scale | 80h | 40h |
| -503 | $50.0 \mathrm{k} \Omega$ | Mid scale | 80h | 40h |
| -104 | $100.0 \mathrm{k} \Omega$ | Mid scale | 80h | 40h |

## TABLE 4-2: MEMORY MAP AND THE SUPPORTED COMMANDS

| Address | Function | Memory Type | Allowed Commands | Disallowed Commands ${ }^{(1)}$ | Factory Initialization |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | Volatile Wiper 0 | RAM | Read, Write, Increment, Decrement | - | 7-bit | 040h |
|  |  |  |  |  | 8-bit | 080h |
| 01h | Volatile Wiper 1 | RAM | Read, Write, Increment, Decrement | - | 7-bit | 040h |
|  |  |  |  |  | 8-bit | 080h |
| 02h | Reserved | - | None | All | - |  |
| 03h | Reserved | - | None | All | - |  |
| 04h | Volatile TCONO Register | RAM | Read, Write | Increment, Decrement | 1FFh |  |
| 05h | Reserved | - | None | All | - |  |
| 06h | Volatile Wiper 2 | RAM | Read, Write, Increment, Decrement | - | 7-bit | 040h |
|  |  |  |  |  | 8-bit | 080h |
| 07h | Volatile Wiper 3 | RAM | Read, Write, Increment, Decrement | - | 7-bit | 040h |
|  |  |  |  |  | 8-bit | 080h |
| 08h | Reserved | - | None | All | - |  |
| 09h | Reserved | - | None | All | - |  |
| 0Ah | Volatile TCON1 Register | RAM | Read, Write | Increment, Decrement | 1FFh |  |
| 0Bh-0Fh | Reserved | - | None | All | - |  |

Note 1: This command on this address will generate an error condition. To exit the error condition, the user must take the $\overline{\mathrm{CS}}$ pin to the $\mathrm{V}_{\mathrm{IH}}$ level and then back to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$.

### 4.2.1.1 Terminal Control (TCON) Registers

There are two Terminal Control (TCON) Registers. These are called TCON0 and TCON1. Each register contains 8 control bits. Four bits for each Wiper. Register 4-1 describes each bit of the TCON0 register, while Register 4-2 describes each bit of the TCON1 register.
The state of each resistor network terminal connection is individually controlled. That is, each terminal connection ( $\mathrm{A}, \mathrm{B}$ and W ) can be individually connected/
disconnected from the resistor network. This allows the system to minimize the currents through the digital potentiometer.
The value that is written to the specified TCON register will appear on the appropriate resistor network terminals when the serial command has completed.

On a POR/BOR these registers are loaded with 1FFh (9-bits), for all terminals connected. The host controller needs to detect the POR/BOR event and then update the volatile TCON register values.

## REGISTER 4-1: TCONO BITS ${ }^{(1)}$

| R-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 | R1HW | R1A | R1W | R1B | R0HW | R0A | R0W | R0B |
| bit 8 |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |


| bit 8 | D8: Reserved. Forced to " 1 " |
| :---: | :---: |
| bit 7 | R1HW: Resistor 1 Hardware Configuration Control bit <br> This bit forces Resistor 1 into the "shutdown" configuration of the Hardware pin $1=$ Resistor 1 is NOT forced to the hardware pin "shutdown" configuration <br> $0=$ Resistor 1 is forced to the hardware pin "shutdown" configuration |
| bit 6 | R1A: Resistor 1 Terminal A (P1A pin) Connect Control bit <br> This bit connects/disconnects the Resistor 1 Terminal A to the Resistor 1 Network <br> $1=\mathrm{P} 1 \mathrm{~A}$ pin is connected to the Resistor 1 Network <br> $0=\mathrm{P} 1 \mathrm{~A}$ pin is disconnected from the Resistor 1 Network |
| bit 5 | R1W: Resistor 1 Wiper (P1W pin) Connect Control bit <br> This bit connects/disconnects the Resistor 1 Wiper to the Resistor 1 Network <br> $1=$ P1W pin is connected to the Resistor 1 Network <br> $0=$ P1W pin is disconnected from the Resistor 1 Network |
| bit 4 | R1B: Resistor 1 Terminal B (P1B pin) Connect Control bit <br> This bit connects/disconnects the Resistor 1 Terminal B to the Resistor 1 Network <br> $1=\mathrm{P} 1 \mathrm{~B}$ pin is connected to the Resistor 1 Network <br> $0=\mathrm{P} 1 \mathrm{~B}$ pin is disconnected from the Resistor 1 Network |
| bit 3 | R0HW: Resistor 0 Hardware Configuration Control bit <br> This bit forces Resistor 0 into the "shutdown" configuration of the Hardware pin <br> $1=$ Resistor 0 is NOT forced to the hardware pin "shutdown" configuration <br> $0=$ Resistor 0 is forced to the hardware pin "shutdown" configuration |
| bit 2 | R0A: Resistor 0 Terminal A (POA pin) Connect Control bit <br> This bit connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Network <br> $1=\mathrm{P} 0 \mathrm{~A}$ pin is connected to the Resistor 0 Network <br> $0=$ POA pin is disconnected from the Resistor 0 Network |
| bit 1 | ROW: Resistor 0 Wiper (POW pin) Connect Control bit <br> This bit connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network <br> $1=$ POW pin is connected to the Resistor 0 Network <br> $0=$ POW pin is disconnected from the Resistor 0 Network |
| bit 0 | R0B: Resistor 0 Terminal B (POB pin) Connect Control bit <br> This bit connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network <br> $1=\mathrm{POB}$ pin is connected to the Resistor 0 Network <br> $0=$ POB pin is disconnected from the Resistor 0 Network |

Note 1: These bits do not affect the wiper register values.

REGISTER 4-2: TCON1 BITS ${ }^{(1)}$

| R-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 | R3HW | R3A | R3W | R3B | R2HW | R2A | R2W | R2B |
| bit 8 |  |  |  |  |  |  |  | bit 0 |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |


| bit 8 | D8: Reserved. Forced to " 1 " |
| :---: | :---: |
| bit 7 | R3HW: Resistor 3 Hardware Configuration Control bit <br> This bit forces Resistor 3 into the "shutdown" configuration of the Hardware pin $1=$ Resistor 3 is NOT forced to the hardware pin "shutdown" configuration <br> $0=$ Resistor 3 is forced to the hardware pin "shutdown" configuration |
| bit 6 | R3A: Resistor 3 Terminal A (P3A pin) Connect Control bit <br> This bit connects/disconnects the Resistor 3 Terminal A to the Resistor 3 Network <br> $1=$ P3A pin is connected to the Resistor 3 Network <br> $0=$ P3A pin is disconnected from the Resistor 3 Network |
| bit 5 | R3W: Resistor 3 Wiper (P3W pin) Connect Control bit <br> This bit connects/disconnects the Resistor 3 Wiper to the Resistor 3 Network <br> $1=$ P3W pin is connected to the Resistor 3 Network <br> $0=$ P3W pin is disconnected from the Resistor 3 Network |
| bit 4 | R3B: Resistor 3 Terminal B (P3B pin) Connect Control bit <br> This bit connects/disconnects the Resistor 3 Terminal B to the Resistor 3 Network <br> $1=\mathrm{P} 3 \mathrm{~B}$ pin is connected to the Resistor 3 Network <br> $0=$ P3B pin is disconnected from the Resistor 3 Network |
| bit 3 | R2HW: Resistor 2 Hardware Configuration Control bit <br> This bit forces Resistor 2 into the "shutdown" configuration of the Hardware pin $1=$ Resistor 2 is NOT forced to the hardware pin "shutdown" configuration <br> $0=$ Resistor 2 is forced to the hardware pin "shutdown" configuration |
| bit 2 | R2A: Resistor 2 Terminal A (POA pin) Connect Control bit <br> This bit connects/disconnects the Resistor 2 Terminal A to the Resistor 2 Network <br> $1=\mathrm{P} 2 \mathrm{~A}$ pin is connected to the Resistor 2 Network <br> $0=P 2 A$ pin is disconnected from the Resistor 2 Network |
| bit 1 | R2W: Resistor 2 Wiper (POW pin) Connect Control bit <br> This bit connects/disconnects the Resistor 2 Wiper to the Resistor 2 Network <br> $1=\mathrm{P} 2 \mathrm{~W}$ pin is connected to the Resistor 2 Network <br> $0=\mathrm{P} 2 \mathrm{~W}$ pin is disconnected from the Resistor 2 Network |
| bit 0 | R2B: Resistor 2 Terminal B (P2B pin) Connect Control bit <br> This bit connects/disconnects the Resistor 2 Terminal B to the Resistor 2 Network <br> $1=\mathrm{P} 2 \mathrm{~B}$ pin is connected to the Resistor 2 Network <br> $0=\mathrm{P} 2 \mathrm{~B}$ pin is disconnected from the Resistor 2 Network |

Note 1: These bits do not affect the wiper register values.

### 5.0 RESISTOR NETWORK

The Resistor Network has either 7-bit or 8-bit resolution. Each Resistor Network allows zero scale to full scale connections. Figure 5-1 shows a block diagram for the resistive network of a device.
The Resistor Network is made up of several parts. These include:

- Resistor Ladder
- Wiper
- Shutdown (Terminal Connections)

Devices have either four resistor networks. These are referred to as Pot 0, Pot 1, Pot 2 and Pot 3.


Note 1: The wiper resistance is dependent on several factors including, wiper code, device $\mathrm{V}_{\mathrm{DD}}$, Terminal voltages (on $\mathrm{A}, \mathrm{B}$ and W ), and temperature.
Also for the same conditions, each tap selection resistance has a small variation. This $R_{W}$ variation has greater effects on some specifications (such as INL) for the smaller resistance devices ( $5.0 \mathrm{k} \Omega$ ) compared to larger resistance devices ( $100.0 \mathrm{k} \Omega$ ).

FIGURE 5-1: Resistor Block Diagram.

### 5.1 Resistor Ladder Module

The resistor ladder is a series of equal value resistors ( $\mathrm{R}_{\mathrm{S}}$ ) with a connection point (tap) between the two resistors. The total number of resistors in the series (ladder) determines the $\mathrm{R}_{\mathrm{AB}}$ resistance (see Figure 5-1). The end points of the resistor ladder are connected to analog switches which are connected to the device terminal $A$ and terminal $B$ pins. The $R_{A B}$ (and $R_{S}$ ) resistance has small variations over voltage and temperature.

For an 8-bit device, there are 256 resistors in a string between terminal A and terminal $B$. The wiper can be set to tap onto any of these 256 resistors thus providing 257 possible settings (including terminal $A$ and terminal B).
For a 7-bit device, there are 128 resistors in a string between terminal $A$ and terminal $B$. The wiper can be set to tap onto any of these 128 resistors thus providing 129 possible settings (including terminal A and terminal B).

Equation 5-1 shows the calculation for the step resistance.

EQUATION 5-1: $\quad R_{S}$ CALCULATION

| $R_{S}=\frac{R_{A B}}{(256)}$ | 8-bit Device |
| :---: | :---: |
| $R_{S}=\frac{R_{A B}}{(128)}$ | 7-bit Device |

### 5.2 Wiper

Each tap point (between the $\mathrm{R}_{\mathrm{S}}$ resistors) is a connection point for an analog switch. The opposite side of the analog switch is connected to a common signal which is connected to the Terminal W (Wiper) pin.
A value in the volatile wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The wiper can connect directly to Terminal B or to Terminal A. A zero scale connection, connects the Terminal W (wiper) to Terminal B (wiper setting of 000h). A full scale connection, connects the Terminal W (wiper) to Terminal A (wiper setting of 100 h or 80 h ). In these configurations the only resistance between the Terminal W and the other Terminal ( A or B ) is that of the analog switches.
A wiper setting value greater than full scale (wiper setting of 100 h for 8 -bit device or 80 h for 7 -bit devices) will also be a full scale setting (Terminal W (wiper) connected to Terminal A). Table 5-1 illustrates the full wiper setting map.

Equation 5-2 illustrates the calculation used to determine the resistance between the wiper and terminal B.

EQUATION 5-2: $\quad R_{\text {WB }}$ CALCULATION

$$
\begin{aligned}
& R_{W B}=\frac{R_{A B} N}{(256)}+R_{W} \quad \text { 8-bit Device } \\
& \mathrm{N}=0 \text { to } 256 \text { (decimal) }
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{N}=0 \text { to } 128 \text { (decimal) }
\end{aligned}
$$

TABLE 5-1: VOLATILE WIPER VALUE VS. WIPER POSITION MAP

| Wiper Setting |  | Properties |
| :---: | :---: | :--- |
| 7-bit | 8-bit |  |
| 3FFh- <br> 081h | 3FFh- <br> 101 h | Reserved (Full Scale (W = A)), <br> Increment and Decrement <br> commands ignored |
| 080h | 100 h | Full Scale (W = A), <br> Increment commands ignored |
| 07Fh- <br> 041h | 0FFh- <br> 081 h | $\mathrm{~W}=\mathrm{N}$ |
| 040h | 080 h | $\mathrm{~W}=\mathrm{N}$ (Mid Scale) |
| 03Fh- <br> 001h | $07 \mathrm{Fh}-$ <br> 001 h | $\mathrm{~W}=\mathrm{N}$ |
| 000h | 000 h | Zero Scale (W = B) <br> Decrement command ignored |

### 5.3 Shutdown

Shutdown is used to minimize the device's current consumption. The MCP43XX has one method to achieve this:

## - Terminal Control Register (TCON)

This is different from the MCP42XXX devices in that the Hardware Shutdown pin ( $\overline{\mathrm{SHDN}}$ ) has been replaced by a RESET pin. The Hardware Shutdown pin function is still available via software commands to the TCON register.

### 5.3.1 TERMINAL CONTROL REGISTER (TCON)

The Terminal Control (TCON) register is a volatile register used to configure the connection of each resistor network terminal pin (A, B and W) to the Resistor Network. These registers are shown in Register 4-1 and Register 4-2.

The RxHW bit forces the selected resistor network into the same state as the MCP42X1's SHDN pin. Alternate low-power configurations may be achieved with the RxA, RxW and RxB bits.
When the RxHW bit is " 0 ":

- The P0A, P1A, P2A and P3A terminals are disconnected
- The P0W, P1W, P2W and P3W terminals are simultaneously connect to the P0B, P1B, P2B and P3B terminals, respectively (see Figure 5-2)

Note: When the RxHW bit forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the state of the TCON0 or TCON1 register's RxA, RxW and RxB bits is overridden (ignored). When the state of the RxHW bit no longer forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the TCON0 or TCON1 register's RxA, RxW and RxB bits return to controlling the terminal connection state. In other words, the RxHW bit does not corrupt the state of the RxA, RxW and RxB bits.

The RxHW bit does NOT corrupt the values in the Volatile Wiper Registers nor the TCON register. When the Shutdown mode is exited ( RxHW bit = 1) :

- The device returns to the Wiper setting specified by the Volatile Wiper value
- The TCON register bits return to controlling the terminal connection state


FIGURE 5-2: Resistor Network Shutdown State $(R x H W=0)$.

MCP433X/435X

NOTES:

### 6.0 SERIAL INTERFACE (SPI)

The MCP43XX devices support the SPI serial protocol. This SPI operates in the Slave mode (does not generate the serial clock).
The SPI interface uses up to four pins. These are:

- $\overline{\mathrm{CS}}$ - Chip Select
- SCK - Serial Clock
- SDI - Serial Data In
- SDO - Serial Data Out

Typical SPI Interface is shown in Figure 6-1. In the SPI interface, the Master's Output pin is connected to the Slave's Input pin and the Master's Input pin is connected to the Slave's Output pin.
The MCP4XXX SPI's module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1. The SPI mode is determined by the state of the SCK pin ( $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ ) on the when the $\overline{\mathrm{CS}}$ pin transitions from inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ).
All SPI interface signals are high-voltage tolerant.

Typical SPI Interface Connections

| Host Controller | (Master Out - Slave In (MOSI)) | $\begin{aligned} & \text { MCP4XXX } \\ & \text { SDI } \end{aligned}$ |
| :---: | :---: | :---: |
| SDI | (Master In - Slave Out (MISO)) | SDO |
| SCK |  | SCK |
| I/O ${ }^{(1)}$ |  | $\overline{\mathrm{CS}}$ |

Note 1: If high voltage commands are desired, some type of external circuitry needs to be implemented.
FIGURE 6-1: Typical SPI Interface Block Diagram.

### 6.1 SDI, SDO, SCK, and CS Operation

The operation of the four SPI interface pins are discussed in this section. These pins are:

- SDI (Serial Data In)
- SDO (Serial Data Out)
- SCK (Serial Clock)
- $\overline{\mathrm{CS}}$ (Chip Select)

The serial interface works on either 8 -bit or 16 -bit boundaries depending on the selected command. The Chip Select $(\overline{\mathrm{CS}})$ pin frames the SPI commands.

### 6.1.1 SERIAL DATA IN (SDI)

The Serial Data In (SDI) signal is the data signal into the device. The value on this pin is latched on the rising edge of the SCK signal.

### 6.1.2 SERIAL DATA OUT (SDO)

The Serial Data Out (SDO) signal is the data signal out of the device. The value on this pin is driven on the falling edge of the SCK signal.
Once the $\overline{\mathrm{CS}}$ pin is forced to the active level ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ), the SDO pin will be driven. The state of the SDO pin is determined by the serial bit's position in the command, the command selected, and if there is a command error state (CMDERR).

### 6.1.3 SERIAL CLOCK (SCK) <br> (SPI FREQUENCY OF OPERATION)

The SPI interface is specified to operate up to 10 MHz . The actual clock rate depends on the configuration of the system and the serial command used. Table 6-1 shows the SCK frequency.

## TABLE 6-1: SCK FREQUENCY ${ }^{(1)}$

| Memory Type Access | Command |  |  |
| :--- | :---: | :---: | :---: |
|  | Read | Write, <br> Increment, <br> Decrement |  |
|  | SDI, SDO | 10 MHz | 10 MHz |

Note 1: This is the maximum clock frequency without an external pull-up resistor.

### 6.1.4 THE $\overline{C S}$ SIGNAL

The Chip Select ( $\overline{\mathrm{CS}}$ ) signal is used to select the device and frame a command sequence. To start a command, or sequence of commands, the $\overline{\mathrm{CS}}$ signal must transition from the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to an active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ).
After the $\overline{\mathrm{CS}}$ signal has gone active, the SDO pin is driven and the clock bit counter is reset.

Note: There is a required delay after the $\overline{\mathrm{CS}}$ pin goes active to the 1st edge of the SCK pin.
If an error condition occurs for an SPI command, then the command byte's Command Error (CMDERR) bit (on the SDO pin) will be driven low ( $\mathrm{V}_{\mathrm{IL}}$ ). To exit the error condition, the user must take the $\overline{\mathrm{CS}}$ pin to the $\mathrm{V}_{\mathrm{IH}}$ level.
When the $\overline{\mathrm{CS}}$ pin returns to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ the SPI module resets (including the Address Pointer). While the $\overline{\mathrm{CS}} \mathrm{pin}$ is in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, the serial interface is ignored. This allows the host controller to interface to other SPI devices using the same SDI, SDO and SCK signals.
The $\overline{\mathrm{CS}}$ pin has an internal pull-up resistor. The resistor is disabled when the voltage on the $\overline{\mathrm{CS}}$ pin is at the $\mathrm{V}_{\mathrm{IL}}$ level. This means that when the $\overline{C S}$ pin is not driven, the internal pull-up resistor will pull this signal to the $\mathrm{V}_{\mathrm{IH}}$ level. When the $\overline{\mathrm{CS}}$ pin is driven low $\left(\mathrm{V}_{\mathrm{IL}}\right)$, the resistance becomes very large to reduce the device current consumption.
The high voltage capability of the $\overline{\mathrm{CS}}$ pin allows High Voltage commands. Support of High Voltage commands allows circuit compatibility with the corresponding nonvolatile device.

### 6.2 The SPI Modes

The SPI module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1 . The mode is determined by the state of the SDI pin on the rising edge of the 1st clock bit (of the 8 -bit byte).

### 6.2.1 MODE 0,0

In Mode 0,0: SCK Idle state = low ( $\mathrm{V}_{\mathrm{IL}}$ ), data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

### 6.2.2 MODE 1,1

In Mode 1,1: SCK Idle state $=$ high $\left(\mathrm{V}_{\mathrm{IH}}\right)$, data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

### 6.3 SPI Waveforms

Figure 6-2 through Figure 6-5 show the different SPI command waveforms. Figure 6-2 and Figure 6-3 are read and write commands. Figure 6-4 and Figure 6-5 are Increment and Decrement commands. Support of High Voltage commands allows circuit compatibility with the corresponding nonvolatile device.


FIGURE 6-2: 16 -Bit Commands (Write, Read) - SPI Waveform (Mode 1,1).


FIGURE 6-3: $\quad 16-$ Bit Commands (Write, Read) - SPI Waveform (Mode 0,0).

## MCP433X/435X



FIGURE 6-4: 8-Bit Commands (Increment, Decrement) - SPI Waveform with PIC MCU (Mode 1,1).


FIGURE 6-5: 8-Bit Commands (Increment, Decrement) - SPI Waveform with PIC MCU (Mode 0,0).

### 7.0 DEVICE COMMANDS

The MCP43XX's SPI command format supports 16 memory address locations and four commands. Each command has two modes:

- Normal Serial Commands
- High-Voltage Serial Commands

Normal serial commands are those where the $\overline{\mathrm{CS}}$ pin is driven to $\mathrm{V}_{\mathrm{IL}}$. With high-voltage serial commands, the $\overline{\mathrm{CS}}$ pin is driven to $\mathrm{V}_{\mathrm{IHH}}$. In each mode, there are four possible commands. These commands are shown in Table 7-1.
The 8-bit commands (Increment Wiper and Decrement Wiper commands) contain a command byte, see Figure 7-1, while 16-bit commands (Read Data and Write Data commands) contain a command byte and a data byte. The command byte contains two data bits, see Figure 7-1.
Table 7-2 shows the supported commands for each memory location and the corresponding values on the SDI and SDO pins.
Table 7-3 shows an overview of all the SPI commands and their interaction with other device features.

### 7.1 Command Byte

The command byte has three fields, the address, the command, and 2 data bits, see Figure 7-1. Currently only one of the data bits is defined (D8). This is for the Write command.

The device memory is accessed when the master sends a proper command byte to select the desired operation. The memory location getting accessed is contained in the command byte's AD3:AD0 bits. The action desired is contained in the command byte's C1:C0 bits, see Table 7-1. C1:C0 determines if the desired memory location will be read, written, incremented (wiper setting +1 ) or decremented (wiper setting -1 ). The Increment and Decrement commands are only valid on the volatile wiper registers.
As the command byte is being loaded into the device (on the SDI pin), the device's SDO pin is driving. The SDO pin will output high bits for the first six bits of that command. On the 7th bit, the SDO pin will output the CMDERR bit state (see Section 7.3 "Error Condition"). The 8th bit state depends on the command selected.

TABLE 7-1: COMMAND BIT OVERVIEW

| C1:C0 <br> Bit <br> States | Command | \# of <br> Bits | Operates on <br> Volatile/ <br> Nonvolatile <br> memory |
| :---: | :--- | :--- | :--- |
| 11 | Read Data | 16-Bits | Both |
| 00 | Write Data | 16-Bits | Both |
| 01 | Increment | 8-Bits | Volatile Only |
| 10 | Decrement | 8-Bits | Volatile Only |



FIGURE 7-1: General SPI Command Formats.

TABLE 7-2: MEMORY MAP AND THE SUPPORTED COMMANDS


Note 1: The data memory is only 9-bits wide, so the MSb is ignored by the device.
2: All these address/command combinations are valid, so the CMDERR bit is set. Any other address/command combination is a command error state and the CMDERR bit will be clear.
3: Increment or Decrement commands are invalid for these addresses.

### 7.2 Data Byte

Only the Read command and the Write command use the data byte, see Figure 7-1. These commands concatenate the 8 bits of the data byte with the one data bit (D8) contained in the command byte to form 9 -bits of data (D8:D0). The command byte format supports up to 9 -bits of data so that the 8 -bit resistor network can be set to full scale (100h or greater). This allows wiper connections to Terminal A and to Terminal B.

The D9 bit is currently unused, and corresponds to the position on the SDO data of the CMDERR bit.

### 7.3 Error Condition

The CMDERR bit indicates if the four address bits received (AD3:AD0) and the two command bits received (C1:C0) are a valid combination (see Table 4-2). The CMDERR bit is high if the combination is valid and low if the combination is invalid.

The command error bit will also be low if a write to a nonvolatile address has been specified and another SPI command occurs before the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.
SPI commands that do not have a multiple of 8 clocks are ignored.
Once an error condition has occurred, any following commands are ignored. All following SDO bits will be low until the CMDERR condition is cleared by forcing the $\overline{\mathrm{CS}}$ pin to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

### 7.3.1 ABORTING A TRANSMISSION

All SPI transmissions must have the correct number of SCK pulses to be executed. The command is not executed until the complete number of clocks have been received. Some commands also require the $\overline{\mathrm{CS}}$ pin to be forced inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$. If the $\overline{\mathrm{CS}}$ pin is forced to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ the serial interface is reset. Partial commands are not executed.

SPI is more susceptible to noise than other bus protocols. The most likely case is that this noise corrupts the value of the data being clocked into the MCP43XX or the SCK pin is injected with extra clock pulses. This may cause data to be corrupted in the device, or a command error to occur, since the address and command bits were not a valid combination. The extra SCK pulse will also cause the SPI data (SDI) and clock (SCK) to be out of sync. Forcing the $\overline{C S}$ pin to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ resets the serial interface. The SPI interface will ignore activity on the SDI and SCK pins until the $\overline{\mathrm{CS}}$ pin transition to the active state is detected ( $\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IHH}}$ ).

Note 1: When data is not being received by the MCP43XX, It is recommended that the $\overline{\mathrm{CS}}$ pin be forced to the inactive level ( $\mathrm{V}_{\mathrm{IL}}$ )
2: It is also recommended that long continuous command strings should be broken down into single commands or shorter continuous command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI commands.

### 7.4 Continuous Commands

The device supports the ability to execute commands continuously. While the $\overline{\mathrm{CS}}$ pin is in the active state ( $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Any sequence of valid commands may be received.
The following example is a valid sequence of events:

1. $\overline{\mathrm{CS}}$ pin driven active $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$.
2. Read Command.
3. Increment Command (Wiper 0).
4. Increment Command (Wiper 0).
5. Decrement Command (Wiper 1).
6. Write Command (volatile memory).
7. $\overline{\mathrm{CS}}$ pin driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

Note 1: It is recommended that while the $\overline{\mathrm{CS}}$ pin is active, only one type of command should be issued. When changing commands, it is recommended to take the $\overline{\mathrm{CS}}$ pin inactive then force it back to the active state.

2: It is also recommended that long command strings should be broken down into shorter command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI command string.

TABLE 7-3: COMMANDS

| Command Name | High <br> \# of <br> Bits <br> Voltage <br> $\left(\mathbf{V}_{\text {IHH }}\right)$ on <br> CS pin? |  |
| :--- | :---: | :---: |
| Write Data | 16-Bits | - |
| Read Data | $16-\mathrm{Bits}$ | - |
| Increment Wiper | $8-\mathrm{Bits}$ | - |
| Decrement Wiper | 8-Bits | - |
| High-Voltage Write Data | 16-Bits | Yes |
| High-Voltage Read Data | $16-\mathrm{Bits}$ | Yes |
| High-Voltage Increment Wiper | 8-Bits | Yes |
| High-Voltage Decrement Wiper | 8-Bits | Yes |

### 7.5 Write Data <br> Normal and High Voltage

The Write command is a 16 -bit command. The format of the command is shown in Figure 7-2.
A Write command to a volatile memory location changes that location after a properly formatted Write command (16-clock) have been received.

### 7.5.1 SINGLE WRITE TO VOLATILE MEMORY

The write operation requires that the $\overline{C S}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. The 16-bit Write command (command byte and data byte) is then clocked in on the SCK and SDI pins. Once all 16 bits have been received, the specified volatile address is updated. A write will not occur if the write command isn't exactly 16 clocks pulses. This protects against system issues from corrupting the nonvolatile memory locations.
Figure 6-2 and Figure 6-3 show possible waveforms for a single write.

|  | COMMAND BYTE |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  | Valid Address/Command combination |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDI | $\begin{aligned} & \mathrm{A} \\ & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{A} \\ \mathrm{D} \\ 2 \end{array}$ | $\begin{gathered} \hline \text { A } \\ \text { D } \\ 1 \end{gathered}$ | $\begin{aligned} & \hline \text { A } \\ & \mathrm{D} \\ & 0 \end{aligned}$ | 0 | 0 | $\begin{aligned} & \hline \mathrm{D} \\ & 9 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 8 \end{aligned}$ | D | D | $\begin{gathered} \hline \mathrm{D} \\ 5 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline D \\ & 3 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{gathered} \hline D \\ 1 \end{gathered}$ | D |  |
| SDO | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Invalid Address/Command combination ${ }^{(1)}$ |

Note 1: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).

FIGURE 7-2: Write Command - SDI and SDO States.

### 7.5.2 CONTINUOUS WRITES TO VOLATILE MEMORY

Continuous writes are possible only when writing to the volatile memory registers (address 00h, 01h and 04h).
Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address.


Note 1: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-3: Continuous Write Sequence.

### 7.6 Read Data <br> Normal and High Voltage

The Read command is a 16 -bit command. The format of the command is shown in Figure 7-4.
The first 6 bits of the Read command determine the address and the command. The 7th clock will output the CMDERR bit on the SDO pin. The remaining 9 -clocks the device will transmit the 9 data bits (D8:D0) of the specified address (AD3:AD0).

Figure 7-4 shows the SDI and SDO information for a Read command.

### 7.6.1 SINGLE READ

The read operation requires that the $\overline{C S}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). The 16-bit Read command (command byte and data byte) is then clocked in on the SCK and SDI pins. The SDO pin starts driving data on the 7th bit (CMDERR bit) and the addressed data comes out on the 8th through 16th clocks. Figure 6-2 through Figure 6-3 show possible waveforms for a single read.

| $\begin{aligned} & \text { SDI } \\ & \text { SDO } \end{aligned}$ | COMMAND BYTE |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  | Valid Address/Command combination |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|l\|} \hline A \\ D \\ 3 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { D } \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { D } \\ & 0 \end{aligned}$ | 1 | 1 | X | X | X | X | X | X | X | X | X | X |  |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | D | D | $\begin{aligned} & \hline \mathrm{D} \\ & 6 \end{aligned}$ | D | D | $\begin{aligned} & \hline \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 1 \end{aligned}$ | D |  |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | 0 | 0 |  | 0 | 0 |  | 0 | Attempted Memory Read of Reserved Memory location |
| READ DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 7-4: Read Command - SDI and SDO States.

### 7.6.2 CONTINUOUS READS

Continuous reads allow the devices memory to be read quickly. Continuous reads are possible to all memory locations.

Figure 7-5 shows the sequence for three continuous reads. The reads do not need to be to the same memory address.


Note 1: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-5: $\quad$ Continuous Read Sequence.

### 7.7 Increment Wiper Normal and High Voltage

The Increment command is an 8 -bit command. The Increment command can only be issued to volatile memory locations. The format of the command is shown in Figure 7-6.
An Increment command to the volatile memory location changes that location after a properly formatted command (8-clocks) have been received.

Increment commands provide a quick and easy method to modify the value of the volatile wiper location by +1 with minimal overhead.


Note 1: Only functions when writing the volatile wiper registers (AD3:AD0) Oh and 1h.
2: Valid Address/Command combination.
3: Invalid Address/Command combination all following SDO bits will be low until the CMDERR condition is cleared. (the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).
4: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-6: Increment Command SDI and SDO States.

Note: Table 7-2 shows the valid addresses for the Increment Wiper command. Other addresses are invalid.

### 7.7.1 SINGLE INCREMENT

Typically, the $\overline{\mathrm{CS}}$ pin starts at the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, but may already be in the active state due to the completion of another command.

Figure 6-4 through Figure 6-5 show possible waveforms for a single increment. The increment operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). The 8 -bit Increment command (command byte) is then clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.
The wiper value will increment up to 100 h on 8 -bit devices and 80h on 7-bit devices. After the wiper value has reached full scale ( 8 -bit $=100 \mathrm{~h}, 7$-bit $=80 \mathrm{~h}$ ), the wiper value will not be incremented further. If the wiper register has a value between 101h and 1FFh, the Increment command is disabled. See Table 7-4 for additional information on the Increment command versus the current volatile wiper value.
The increment operations only require the Increment command byte while the $\overline{\mathrm{CS}}$ pin is active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) for a single increment.
After the wiper is incremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{I H}$ to ensure that unexpected transitions on the SCK pin do not cause the wiper setting to change. Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired increment occurs.

## TABLE 7-4: INCREMENT OPERATION VS.

 VOLATILE WIPER VALUE| Current Wiper Setting |  | Wiper (W) <br> Properties | Increment Command Operates? |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 7-bit } \\ & \text { Pot } \end{aligned}$ | $\begin{aligned} & \text { 8-bit } \\ & \text { Pot } \end{aligned}$ |  |  |
| $\begin{aligned} & \text { 3FFh } \\ & \text { 081h } \end{aligned}$ | $\begin{aligned} & \text { 3FFh } \\ & \text { 101h } \end{aligned}$ | Reserved <br> (Full Scale (W = A)) | No |
| 080h | 100h | Full Scale (W = A) | No |
| $\begin{aligned} & \hline \text { 07Fh } \\ & \text { 041h } \end{aligned}$ | $\begin{gathered} \hline \text { 0FFh } \\ 081 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 040h | 080h | $\mathrm{W}=\mathrm{N}$ (Mid-scale) | Yes |
| $\begin{aligned} & \text { 03Fh } \\ & \text { 001h } \end{aligned}$ | $\begin{gathered} \hline 07 \mathrm{Fh} \\ 001 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 000h | 000h | Zero Scale (W = B) | Yes |

### 7.7.2 CONTINUOUS INCREMENTS

Continuous increments are possible only when writing to the volatile memory registers (address 00h, 01h, 06h and 07 h ).
Figure 7-7 shows a continuous increment sequence for three continuous writes. The writes do not need to be to the same volatile memory address.
When executing an continuous Increment commands, the selected wiper will be altered from $n$ to $n+1$ for each Increment command received. The wiper value will increment up to 100 h on 8 -bit devices and 80 h on 7 -bit devices. After the wiper value has reached full scale ( 8 -bit $=100 \mathrm{~h}, 7$-bit $=80 \mathrm{~h})$, the wiper value will not be incremented further. If the wiper register has a value between 101h and 1FFh, the Increment command is disabled.

Increment commands can be sent repeatedly without raising $\overline{\mathrm{CS}}$ until a desired condition is met.
When executing a continuous command string, the Increment command can be followed by any other valid command.
The wiper terminal will move after the command has been received (8th clock).
After the wiper is incremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{I H}$ to ensure that unexpected transitions (on the SCK pin do not cause the wiper setting to change). Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired increment occurs.

| SDI | COMMAND BYTE |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NCR COMMAND ( $\mathrm{n}+1$ )) |  |  |  |  |  |  |  | (INCR COMMAND ( $\mathrm{n}+2)$ ) |  |  |  |  |  |  | (INCR COMMAND ( $\mathrm{n}+3$ ) ) |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|} \hline \mathrm{A} \\ \mathrm{D} \\ 3 \end{array}$ | $\begin{aligned} & \hline \text { A } \\ & \text { D } \\ & 2 \end{aligned}$ | A  <br> D  <br> 1  <br> 1  | A D 0 | 0 | 1 | X | X | A  <br> D  <br> 3  | A <br> D <br> 2 <br> 2 | A  <br> D  <br> 1  <br> 1  <br> 1  | A <br> D <br> 0 | 0 | 1 | X | X | A  <br> D  <br> 3  | $\begin{aligned} & \hline A \\ & D \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{D} \\ & 0 \end{aligned}$ | 0 | 1 | X | X |  |
| SDO | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | Note 1, 2 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | Note 3, 4 |

Note 1: Only functions when writing the volatile wiper registers (AD3:AD0) Oh and 1 h .
2: Valid Address/Command combination.
3: Invalid Address/Command combination.
4: If an Error Condition occurs (CMDERR $=\mathrm{L})$, all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).

FIGURE 7-7: Continuous Increment Command - SDI and SDO States.

### 7.8 Decrement Wiper Normal and High Voltage

The Decrement command is an 8-bit command. The Decrement command can only be issued to volatile memory locations. The format of the command is shown in Figure 7-6.
A Decrement command to the volatile memory location changes that location after a properly formatted command ( 8 clocks) have been received.

Decrement commands provide a quick and easy method to modify the value of the volatile wiper location by -1 with minimal overhead.


Note 1: Only functions when writing the volatile wiper registers (AD3:AD0) Oh and 1 h .
2: Valid Address/Command combination.
3: Invalid Address/Command combination all following SDO bits will be low until the CMDERR condition is cleared.
(the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).
4: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-8: $\quad$ Decrement Command -
SDI and SDO States.

Note: Table 7-2 shows the valid addresses for the Decrement Wiper command. Other addresses are invalid.

### 7.8.1 SINGLE DECREMENT

Typically, the $\overline{\mathrm{CS}}$ pin starts at the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, but may already be in the active state due to the completion of another command.
Figure 6-4 through Figure 6-5 show possible waveforms for a single decrement. The decrement operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$. Then the 8-bit Decrement command (command byte) is clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.
The wiper value will decrement from the wiper's full scale value ( 100 h on 8 -bit devices and 80 h on 7 -bit devices). Above the wiper's full scale value ( 8 -bit $=$ 101 h to 1 FFh, 7 -bit $=81 \mathrm{~h}$ to FFh), the Decrement command is disabled. If the wiper register has a zero scale value (000h), then the wiper value will not decrement. See Table 7-5 for additional information on the Decrement command vs. the current volatile wiper value.
The Decrement commands only require the Decrement command byte, while the $\overline{\mathrm{CS}}$ pin is active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) for a single decrement.
After the wiper is decremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{1 H}$ to ensure that unexpected transitions on the SCK pin do not cause the wiper setting to change. Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired decrement occurs.

## TABLE 7-5: DECREMENT OPERATION VS.

 VOLATILE WIPER VALUE| Current Wiper Setting |  | Wiper (W) <br> Properties | Decrement Command Operates? |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 7-bit } \\ & \text { Pot } \end{aligned}$ | $\begin{aligned} & \text { 8-bit } \\ & \text { Pot } \end{aligned}$ |  |  |
| $\begin{aligned} & \hline \text { 3FFh } \\ & \text { 081h } \end{aligned}$ | $\begin{aligned} & \text { 3FFh } \\ & \text { 101h } \end{aligned}$ | Reserved <br> (Full Scale (W = A)) | No |
| 080h | 100h | Full Scale (W = A) | Yes |
| 07Fh 041h | $\begin{gathered} \text { 0FFh } \\ 081 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 040h | 080h | W = N (Mid-scale) | Yes |
| $\begin{aligned} & \text { 03Fh } \\ & \text { 001h } \end{aligned}$ | $\begin{gathered} \text { 07Fh } \\ 001 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 000h | 000h | Zero Scale (W = B) | No |

## MCP433X/435X

### 7.8.2 CONTINUOUS DECREMENTS

Continuous decrements are possible only when writing to the volatile memory registers (address 00h, 01h, and 04h).

Figure 7-9 shows a continuous decrement sequence for three continuous writes. The writes do not need to be to the same volatile memory address.
When executing continuous Decrement commands, the selected wiper will be altered from n to $\mathrm{n}-1$ for each Decrement command received. The wiper value will decrement from the wiper's full scale value (100h on 8 -bit devices and 80 h on 7 -bit devices). Above the wiper's full scale value ( 8 -bit $=101 \mathrm{~h}$ to 1 FFh , 7 -bit $=81 \mathrm{~h}$ to FFh), the Decrement command is disabled. If the Wiper register has a zero scale value (000h), then the wiper value will not decrement. See Table 7-5 for additional information on the Decrement command vs. the current volatile wiper value.

Decrement commands can be sent repeatedly without raising $\overline{\mathrm{CS}}$ until a desired condition is met.
When executing a continuous command string, the Decrement command can be followed by any other valid command.
The wiper terminal will move after the command has been received (8th clock).
After the wiper is decremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{\mathrm{IH}}$ to ensure that "unexpected" transitions (on the SCK pin do not cause the wiper setting to change). Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired decrement occurs.

| SDI |  |  | COM | COM | (DECR COMMAND ( $\mathrm{n}-1$ ) |  |  |  | (DECR COMMAND ( $\mathrm{n}-1$ )) |  |  |  |  |  |  |  | (DECR COMMAND ( $\mathrm{n}-1$ )) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A <br> D <br> 3 | $\begin{array}{\|c\|} \hline \mathrm{A} \\ \mathrm{D} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{A} \\ \mathrm{D} \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{D} \\ & 0 \\ & \hline \end{aligned}$ | 1 | 0 | X | X | $\begin{aligned} & \mathrm{A} \\ & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{A} \\ \mathrm{D} \\ 2 \\ \hline \end{array}$ | $\begin{gathered} \hline \mathrm{A} \\ \mathrm{D} \\ 1 \\ \hline \end{gathered}$ | $\begin{array}{\|l} \hline \mathrm{A} \\ \mathrm{D} \\ 0 \\ \hline \end{array}$ | 1 | 0 | X | X | A D 3 | A <br> D <br> 2 | $\begin{array}{\|c} \hline A \\ D \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \text { A } \\ & \text { D } \\ & 0 \end{aligned}$ | 1 | 0 | X | X |  |
| SDO | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | Note 1, 2 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | Note 3, 4 |

Note 1: Only functions when writing the volatile wiper registers (AD3:AD0) Oh and 1 h .
2: Valid Address/Command combination.
3: Invalid Address/Command combination.
4: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}} \mathrm{pin}$ is forced to the inactive state).

FIGURE 7-9: Continuous Decrement Command - SDI and SDO States.

### 8.0 APPLICATIONS EXAMPLES

Digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming. The MCP433X/435X devices can be used to replace the common mechanical trim pot in applications where the operating and terminal voltages are within CMOS process limitations ( $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V ).

### 8.1 Split Rail Applications

All inputs that would be used to interface to a host controller support high voltage on their input pin. This allows the MCP43XX device to be used in split power rail applications.
An example of this is a battery application where the $\mathrm{PIC}^{\circledR}$ MCU is directly powered by the battery supply (4.8V) and the MCP43XX device is powered by the 3.3 V regulated voltage.

For SPI applications, these inputs are:

- $\overline{\mathrm{CS}}$
- SCK
- SDI (or SDI/SDO)
- RESET

Figure 8-1 through Figure 8-2 show three example split rail systems. In this system, the MCP43XX interface input signals need to be able to support the PIC MCU output high voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$.
In Example \#1 (Figure 8-1), the MCP43XX interface input signals need to be able to support the PIC MCU output high voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$. If the split rail voltage delta becomes too large, then the customer may be required to do some level shifting due to MCP43XX $\mathrm{V}_{\mathrm{OH}}$ levels related to host controller $\mathrm{V}_{\mathrm{IH}}$ levels.
In Example \#2 (Figure 8-2), the MCP43XX interface input signals need to be able to support the lower voltage of the PIC MCU output high voltage level $\left(\mathrm{V}_{\mathrm{OH}}\right)$.
Table 8-1 shows an example PIC microcontroller I/O voltage specifications and the MCP43XX specifications. So this PIC MCU operating at 3.3 V will drive a $\mathrm{V}_{\mathrm{OH}}$ at 2.64 V , and for the MCP43XX operating at 5.5 V , the $\mathrm{V}_{\mathrm{IH}}$ is 2.47 V . Therefore, the interface signals meet specifications.


FIGURE 8-1:
Example Split Rail
System 1.


FIGURE 8-2: Example Split Rail
System 2.
TABLE 8-1: $\quad \mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{IH}}$ COMPARISONS

| PIC ${ }^{\text {® }} \mathrm{MCU}{ }^{(1)}$ |  |  | MCP4XXX ${ }^{(2)}$ |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathbf{I H}}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{OH}}$ |  |
| 5.5 | 4.4 | 4.4 | 2.7 | 1.215 | $-^{(3)}$ |  |
| 5.0 | 4.0 | 4.0 | 3.0 | 1.35 | $-^{(3)}$ |  |
| 4.5 | 3.6 | 3.6 | 3.3 | 1.485 | - ${ }^{(3)}$ |  |
| 3.3 | 2.64 | 2.64 | 4.5 | 2.025 | $-^{(3)}$ |  |
| 3.0 | 2.4 | 2.4 | 5.0 | 2.25 | $-^{(3)}$ |  |
| 2.7 | 2.16 | 2.16 | 5.5 | 2.475 | - ${ }^{(3)}$ |  |

Note 1: $\mathrm{V}_{\mathrm{OH}}$ minimum $=0.8 * \mathrm{~V}_{\mathrm{DD}}$;
$\mathrm{V}_{\mathrm{OL}}$ maximum $=0.6 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IH}}$ minimum $=0.8 * \mathrm{~V}_{\mathrm{DD}}$;
$\mathrm{V}_{\mathrm{IL}}$ maximum $=0.2 * \mathrm{~V}_{\mathrm{DD}}$;
2: $\quad V_{O H}$ minimum (SDA only) $=$;
$\mathrm{V}_{\mathrm{OL}}$ maximum $=0.2 * \mathrm{~V}_{\mathrm{DD}}$
$\mathrm{V}_{\mathrm{IH}}$ minimum $=0.45 * \mathrm{~V}_{\mathrm{DD}}$;
$V_{I L}$ maximum $=0.2 * V_{D D}$
3: The only MCP4XXX output pin is SDO, which is open-drain (or open-drain with internal pull-up) with high voltage support

## MCP433X/435X

### 8.2 Techniques to Force the $\overline{\mathrm{CS}}$ Pin to $\mathrm{V}_{\mathrm{IHH}}$

The circuit in Figure 8-3 shows a method using the TC1240A doubling charge pump. When the SHDN pin is high, the TC1240A is off, and the level on the $\overline{C S}$ pin is controlled by the $\mathrm{PIC}^{\circledR}$ microcontrollers (MCUs) IO2 pin.

When the SHDN pin is low, the TC1240A is on and the $V_{\text {OUT }}$ voltage is $2 * V_{D D}$. The resistor $R_{1}$ allows the $\overline{C S}$ pin to go higher than the voltage such that the PIC MCU's IO2 pin "clamps" at approximately $\mathrm{V}_{\mathrm{DD}}$.


FIGURE 8-3: Using the TC1240A to Generate the $V_{I H H}$ Voltage.
The circuit in Figure 8-4 shows the method used on the MCP402X Nonvolatile Digital Potentiometer Evaluation Board (Part Number: MCP402XEV). This method requires that the system voltage be approximately 5 V . This ensures that when the PIC10F206 enters a brown-out condition, there is an insufficient voltage level on the $\overline{\mathrm{CS}}$ pin to change the stored value of the wiper. The "MCP402X Nonvolatile Digital Potentiometer Evaluation Board User's Guide" (DS51546) contains a complete schematic.

GP0 is a general purpose I/O pin, while GP2 can either be a general purpose I/O pin or it can output the internal clock.
For the serial commands, configure the GP2 pin as an input (high-impedance). The output state of the GPO pin will determine the voltage on the $\overline{\mathrm{CS}}$ pin $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IH}}\right)$.
For high-voltage serial commands, force the GPO output pin to output a high level $\left(\mathrm{V}_{\mathrm{OH}}\right)$ and configure the GP2 pin to output the internal clock. This will form a charge pump and increase the voltage on the $\overline{\mathrm{CS}}$ pin (when the system voltage is approximately 5 V ).


FIGURE 8-4: MCP4XXX Nonvolatile Digital Potentiometer Evaluation Board (MCP402XEV) implementation to generate the $V_{I H H}$ voltage.

### 8.3 Using Shutdown Modes

Figure 8-5 shows a possible application circuit where the independent terminals could be used. Disconnecting the wiper allows the transistor input to be taken to the bias voltage level (disconnecting A and or B may be desired to reduce system current). Disconnecting Terminal A modifies the transistor input by the $R_{B W}$ rheostat value to the Common $B$. Disconnecting Terminal B modifies the transistor input by the $R_{A W}$ rheostat value to the Common $A$. The Common A and Common B connections could be connected to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$.


FIGURE 8-5: Example Application Circuit using Terminal Disconnects.

### 8.4 Design Considerations

In the design of a system with the MCP43XX devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations


### 8.4.1 POWER SUPPLY CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-6 illustrates an appropriate bypass strategy.
In this example, the recommended bypass capacitor value is $0.1 \mu \mathrm{~F}$. This capacitor should be placed as close (within 4 mm ) to the device power pin ( $\mathrm{V}_{\mathrm{DD}}$ ) as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, $V_{D D}$ and $\mathrm{V}_{\mathrm{SS}}$ should reside on the analog plane.


FIGURE 8-6: Typical Microcontroller Connections.

### 8.4.2 LAYOUT CONSIDERATIONS

Several layout considerations may be applicable to your application. These may include:

- Noise
- Footprint Compatibility
- PCB Area Requirements


### 8.4.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP43XX's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.
If low noise is desired, breadboards and wire-wrapped boards are not recommended.

### 8.4.2.2 Footprint Compatibility

The specification of the MCP43XX pinouts was done to allow systems to be designed to easily support the use of either the dual (MCP42XX) or quad (MCP43XX) device.
Figure 8-7 shows how the dual pinout devices fit on the quad device footprint. For the Rheostat devices, the dual device is in the MSOP package, so the footprints would need to be offset from each other.

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

FIGURE 8-7: $\quad$ Quad Pinout (TSSOP
Package) vs. Dual Pinout.

Figure 8-8 shows possible layout implementations for an application to support the quad and dual options on the same PCB.


FIGURE 8-8:
Layout to support Quad and
Dual Devices.

### 8.4.2.3 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-2 shows the package dimensions and area for the different package options. The table also shows the relative area factor compared to the smallest area. For space critical applications, the QFN package would be the suggested package.

TABLE 8-2: PACKAGE FOOTPRINT ${ }^{(1)}$

| Package |  |  | Package Footprint |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\varrho}{\underline{a}}$ | Type | Code | Dime ( | ions <br> ) | $\stackrel{\widetilde{N}}{E}$ |  |
|  |  |  | X | Y |  | $\begin{aligned} & \frac{F}{\frac{\pi}{0}} \\ & \frac{\pi}{0} \\ & \hline \end{aligned}$ |
| 14 | TSSOP | ST | 5.10 | 6.40 | 32.64 | 2.04 |
| 20 | QFN | ML | 4.00 | 4.00 | 16.00 | 1 |
|  | TSSOP | ST | 6.60 | 6.40 | 42.24 | 2.64 |

Note 1: Does not include recommended land pattern dimensions.

### 8.4.3 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (Tempco) are shown in Figure 2-11, Figure 2-32, Figure 2-52, and Figure 2-72.
These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end to end change is $R_{A B}$ resistance.

### 8.4.4 HIGH VOLTAGE TOLERANT PINS

High voltage support $\left(\mathrm{V}_{\mathrm{IHH}}\right)$ on the Serial Interface pins supports in-circuit accommodation of split rail applications and power supply sync issues.

### 9.0 DEVELOPMENT SUPPORT

### 9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP43XX devices. The currently available tools are shown in Table 9-1.
These boards may be purchased directly from the Microchip web site at www.microchip.com.

### 9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-2 shows some of these documents.

TABLE 9-1: DEVELOPMENT TOOLS

| Board Name | Part \# | Supported Devices |
| :--- | :--- | :--- |
| 20-pin TSSOP and SSOP Evaluation Board | TSSOP20EV | MCP43XX |
| MCP4361 Evaluation Board ${ }^{(1)}$ | MCP43XXEV | MCP4361 |
| MCP42XX Digital Potentiometer PICtail <br> TM Plus Demo <br> Board | MCP42XXDM-PTPLS | MCP42XX |
| ${\text { MCP4XXX Digital Potentiometer Daughter Board }{ }^{(\mathbf{2 )}}}^{\text {MCP4XXXDM-DB }}$ | MCP42XXX, MCP42XX, MCP4021 <br> and MCP4011 |  |

Note 1: This Evaluation Board is planned to be available by March 2010. This board uses the TSSOP20EV PCB and requires the PICkit ${ }^{\text {TM }}$ Serial Analyzer (see User's Guide for details). This kit also includes 1 blank TSSOP20EV PCB.
2: Requires the use of a PICDEM ${ }^{\text {TM }}$ Demo board (see User's Guide for details).
TABLE 9-2: TECHNICAL DOCUMENTATION

| Application <br> Note Number | Title | Literature \# |
| :--- | :--- | :--- |
| AN1080 | Understanding Digital Potentiometers Resistor Variations | DS01080 |
| AN737 | Using Digital Potentiometers to Design Low-Pass Adjustable Filters | DS00737 |
| AN692 | Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect | DS00692 |
| AN691 | Optimizing the Digital Potentiometer in Precision Circuits | DS00691 |
| AN219 | Comparing Digital Potentiometers to Mechanical Potentiometers | DS00219 |
| - | Digital Potentiometer Design Guide | DS22017 |
| - | Signal Chain Design Guide | DS21825 |

MCP433X/435X

NOTES:

### 10.0 PACKAGING INFORMATION

### 10.1 Package Marking Information

14-Lead TSSOP


20-Lead QFN $(4 \times 4)$


20-Lead TSSOP


Example


Example


Example


Legend: $X X$...X Customer-specific information


YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' $01^{\prime}$ )
NNN Alphanumeric traceability code
(e3) Pb-free JEDEC designator for Matte Tin (Sn)

* This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 14 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A 2 | 0.80 | 1.00 | 1.05 |
| Standoff | A 1 | 0.05 | - | 0.15 |
| Overall Width | E |  | 6.40 BSC |  |
| Molded Package Width | E 1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 4.90 | 5.00 | 5.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L 1 |  | 1.00 REF |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions $D$ and $E 1$ do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 14-Lead Plastic Thin Shrink Small Outline (ST) - $\mathbf{4 . 4} \mathbf{~ m m ~ B o d y ~ [ T S S O P ] ~}$

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC |  |  |
| Contact Pad Spacing | C1 |  | 5.90 |  |
| Contact Pad Width (X14) | X1 |  |  | 0.45 |
| Contact Pad Length (X14) | Y1 |  |  | 1.45 |
| Distance Between Pads | G | 0.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2087A

## 20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units |  | IMET |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 20 |  |  |
| Pitch | e | 0.50 BSC |  |  |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF |  |  |
| Overall Width | E | 4.00 BSC |  |  |
| Exposed Pad Width | E2 | 2.60 | 2.70 | 2.80 |
| Overall Length | D | 4.00 BSC |  |  |
| Exposed Pad Length | D2 | 2.60 | 2.70 | 2.80 |
| Contact Width | b | 0.18 | 0.25 | 0.30 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

20-Lead Plastic Quad Flat, No Lead Package (ML) - $4 \times 4$ mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |  |
|  | MAX |  |  |  |  |
| Contact Pitch | E | 0.50 BSC |  |  |  |
| Optional Center Pad Width | W 2 |  |  | 2.50 |  |
| Optional Center Pad Length | T 2 |  |  | 2.50 |  |
| Contact Pad Spacing | C 1 |  | 3.93 |  |  |
| Contact Pad Spacing | C 2 |  | 3.93 |  |  |
| Contact Pad Width | X 1 |  |  | 0.30 |  |
| Contact Pad Length | Y 1 |  |  | 0.73 |  |
| Distance Between Pads | G | 0.20 |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2126A

## 20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 20 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A 2 | 0.80 | 1.00 | 1.05 |
| Standoff | A 1 | 0.05 | - | 0.15 |
| Overall Width | E |  | 6.40 BSC |  |
| Molded Package Width | E 1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 6.40 | 6.50 | 6.60 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L 1 |  | 1.00 REF |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-088B

## 20-Lead Plastic Thin Shrink Small Outline (ST) - $\mathbf{4 . 4} \mathbf{~ m m ~ B o d y ~ [ T S S O P ] ~}$

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  |  |
|  | E | 0.65 BSC |  |  |
| Contact Pitch | C |  | 5.90 |  |
| Contact Pad Spacing | X1 |  |  | 0.45 |
| Contact Pad Width (X20) | Y1 |  |  | 1.45 |
| Contact Pad Length (X20) | G | 0.20 |  |  |
| Distance Between Pads |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y 14.5 M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2088A

MCP433X/435X

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision A (March 2010)

- Original Release of this Document.

Note: Original TSSOP-20 device samples used the example marking shown in Figure A-1. Future device samples will usE the part marking shown in Section 10.
Figure A-1: Old example TSSOP-20 device marking.


MCP433X/435X

NOTES:

## APPENDIX B: CHARACTERIZATION DATA ANALYSIS

Some designers may desire to understand the device operational characteristics outside of the specified operating conditions of the device.
Applications where the knowledge of the resistor network characteristics could be useful include battery powered devices and applications that experience brown-out conditions.
In battery applications the application voltage decays over time until new batteries are installed. As the voltage decays, the system will continue to operate. At some voltage level, the application will be below its specified operating voltage range. This is dependent on the individual components used in the design. It is still useful to understand the device characteristics to expect when this low-voltage range is encountered. Unlike a microcontroller which can use an external supervisor device to force the controller into the Reset state, a digital potentiometer's resistance characteristic is not specified. But understanding the operational characteristics can be important in the design of the applications circuit for this low-voltage condition.
Other application system scenarios where understanding the low-voltage characteristics of the resistor network could be important is for system brown out conditions.
For the MCP433X/435X devices, the analog operation is specified at a minimum of 2.7 V . Device testing has Terminal $A$ connected to the device $V_{D D}$ (for potentiometer configuration only) and Terminal B connected to $\mathrm{V}_{\mathrm{SS}}$.

## B. 1 Low-Voltage Operation

This appendix gives an overview of CMOS semiconductor characteristics at lower voltages. This is important so that the 1.8 V resistor network characterization graphs of the MCP433X/435X devices can be better understood.

For this discussion, we will use the $5 \mathrm{k} \Omega$ device data. This data was chosen since the variations of wiper resistance has much greater implications for devices with smaller $\mathrm{R}_{\mathrm{AB}}$ resistances.
Figure $B-1$ shows the worst case $R_{B W}$ error from the average $R_{B W}$ as a percentage, while Figure $B-2$ shows the $R_{B W}$ resistance verse wiper code graph. Nonlinear behavior occurs at approximately wiper code 160. This is better shown in Figure B-2, where the $R_{B W}$ resistance changes from a linear slope. This change is due to the change in the wiper resistance.


FIGURE B-1: $\quad$ 1.8V Worst Case $R_{B W}$ Error from Average $R_{B W}\left(R_{B W 0}-R_{B W 3}\right)$ vs. Wiper Code and Temperature ( $\left.V_{D D}=1.8 \mathrm{~V}, I_{W}=190 \mu A\right)$.


FIGURE B-2: $\quad R_{B W}$ vs. Wiper Code And Temperature $\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=190 \mu \mathrm{~A}\right)$.

## MCP433X/435X

Figure B-3 and Figure B-4 show the wiper resistance for $V_{D D}$ voltages of 5.5, 3.0, 1.8 Volts. These graphs show that as the resistor ladder wiper node voltage $\left(\mathrm{V}_{\mathrm{WCn}}\right)$ approaches the $\mathrm{V}_{\mathrm{DD}} / 2$ voltage, the wiper resistance increases. These graphs also show the different resistance characteristics of the NMOS and PMOS transistors that make up the wiper switch. This is demonstrated by the wiper code resistance curve, which does not mirror itself around the mid-scale code (wiper code = 128).
So why is the $R_{W}$ graphs showing the maximum resistance at about mid-scale (wiper code $=128$ ) and the $R_{B W}$ graphs showing the issue at code 160 ?
This requires understanding low-voltage transistor characteristics as well as how the data was measured.


FIGURE B-3: $\quad$ Wiper Resistance ( $R_{W}$ ) vs. Wiper Code and Temperature
$\left(V_{D D}=5.5 \mathrm{~V}, I_{W}=900 \mathrm{UA} ; V_{D D}=3.0 \mathrm{~V}\right.$, $\left.I_{W}=480 \mu A\right)$.


FIGURE B-4: $\quad$ Wiper Resistance $\left(R_{W}\right)$ vs. Wiper Code and Temperature
$\left(V_{D D}=1.8 \mathrm{~V}, I_{W}=260 \mu \mathrm{~A}\right)$.

The method in which the data was collected is important to understand. Figure B-5 shows the technique that was used to measure the $R_{B W}$ and $R_{W}$ resistance. In this technique Terminal $A$ is floating and Terminal B is connected to ground. A fixed current is then forced into the wiper ( $\mathrm{I}_{\mathrm{W}}$ ) and the corresponding wiper voltage $\left(\mathrm{V}_{\mathrm{W}}\right)$ is measured. Forcing a known current through $\mathrm{R}_{\mathrm{BW}}\left(\mathrm{I}_{\mathrm{W}}\right)$ and then measuring the voltage difference between the wiper $\left(\mathrm{V}_{\mathrm{W}}\right)$ and Terminal $A\left(V_{A}\right)$, the wiper resistance $\left(R_{W}\right)$ can be calculated, see Figure $B-5$. Changes in $I_{W}$ current will change the wiper voltage $\left(\mathrm{V}_{\mathrm{W}}\right)$. This may effect the device's wiper resistance ( $\mathrm{R}_{\mathrm{W}}$ ).


FIGURE B-5: $\quad R_{B W}$ and $R_{W}$ Measurement.
Figure B-6 shows a block diagram of the resistor network where the $R_{A B}$ resistor is a series of $256 R_{S}$ resistors. These resistors are polysilicon devices. Each wiper switch is an analog switch made up of an NMOS and PMOS transistor. A more detailed figure of the wiper switch is shown in Figure B-7. The wiper resistance is influenced by the voltage on the wiper switches nodes $\left(\mathrm{V}_{\mathrm{G}}, \mathrm{V}_{\mathrm{W}}\right.$ and $\left.\mathrm{V}_{\mathrm{WCn}}\right)$. Temperature also influences the characteristics of the wiper switch, see Figure B-4.
The NMOS transistor and PMOS transistor have different characteristics. These characteristics as well as the wiper switch node voltages determine the $R_{W}$ resistance at each wiper code. The variation of each wiper switch's characteristics in the resistor network is greater then the variation of the $\mathrm{R}_{\mathrm{S}}$ resistors.
The voltage on the resistor network node ( $\mathrm{V}_{\mathrm{WCn}}$ ) is dependent upon the wiper code selected and the voltages applied to $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}$ and $\mathrm{V}_{\mathrm{W}}$. The wiper switch $\mathrm{V}_{\mathrm{G}}$ voltage to $\mathrm{V}_{\mathrm{W}}$ or $\mathrm{V}_{\mathrm{WCn}}$ voltage determines how strongly the transistor is turned on. When the transistor is weakly turned on the wiper resistance $R_{W}$ will be high. When the transistor is strongly turned on, the wiper resistance ( $\mathrm{R}_{\mathrm{W}}$ ) will be in the typical range.


Note 1: The wiper resistance is dependent on several factors including, wiper code, device $\mathrm{V}_{\mathrm{DD}}$, Terminal voltages (on $\mathrm{A}, \mathrm{B}$ and W ), and temperature.
FIGURE B-6:
Resistor Network Block
Diagram.
The characteristics of the wiper is determined by the characteristics of the wiper switch at each of the resistor networks tap points. Figure B-7 shows an example of a wiper switch. As the device operational voltage becomes lower, the characteristics of the wiper switch change due to a lower voltage on the $\mathrm{V}_{\mathrm{G}}$ signal.
Figure B-7 shows an implementation of a wiper switch. When the transistor is turned off, the switch resistance is in the Giga $\Omega \mathrm{s}$. When the transistor is turned on, the switch resistance is dependent on the $\mathrm{V}_{\mathrm{G}}, \mathrm{V}_{\mathrm{W}}$ and $\mathrm{V}_{\mathrm{WCn}}$ voltages. This resistance is referred to as $\mathrm{R}_{\mathrm{W}}$.


Note 1: Wiper Resistance ( $\mathrm{R}_{\mathrm{W}}$ ) depends on the voltages at the wiper switch nodes $\left(V_{G}, V_{W}\right.$ and $\left.V_{W C n}\right)$.
FIGURE B-7: Wiper Switch.

So looking at the wiper voltage $\left(\mathrm{V}_{\mathrm{W}}\right)$ for the 3.0 V and 1.8 V data gives the graphs in Figure $\mathrm{B}-8$ and Figure $\mathrm{B}-9$. In the 1.8 V graph, as the $\mathrm{V}_{\mathrm{W}}$ approaches 0.8 V , the voltage increases nonlinearly. Since $\mathrm{V}=\mathrm{I}^{*} \mathrm{R}$, and the current ( $\mathrm{I}_{\mathrm{W}}$ ) is constant, it means that the device resistance increased nonlinearly at around wiper code 160.


FIGURE B-8: $\quad$ Wiper Voltage $\left(V_{W}\right)$ vs. Wiper Code $\left(V_{D D}=3.0 \mathrm{~V}, I_{W}=190 \mu A\right)$.


FIGURE B-9: $\quad$ Wiper Voltage $\left(V_{W}\right)$ vs. Wiper Code ( $V_{D D}=1.8 \mathrm{~V}, I_{W}=190 \mu \mathrm{~A}$ ).

## MCP433X/435X

Using the simulation models of the NMOS and PMOS devices for the MCP43XX analog switch (Figure B-10), we plot the device resistance when the devices are turned on. Figure B-11 and Figure B-12 show the resistances of the NMOS and PMOS devices as the $\mathrm{V}_{\mathrm{IN}}$ voltage is increased. The wiper resistance $\left(\mathrm{R}_{\mathrm{W}}\right)$ is simply the parallel resistance on the NMOS and PMOS devices ( $\mathrm{R}_{\mathrm{W}}=\mathrm{R}_{\text {NMOS }} \| \mathrm{R}_{\text {PMOS }}$ ). Below the threshold voltage for the NMOS ad PMOS devices, the resistance becomes very large (Giga $\Omega \mathrm{s}$ ). In the transistors active region, the resistance is much lower. For these graphs, the resistances are on different scales. Figure B-13 and Figure B-14 only plots the NMOS and PMOS device resistance for their active region and the resulting wiper resistance. For these graphs, all resistances are on the same scale.


FIGURE B-10: Analog Switch.


FIGURE B-11: NMOS and PMOS
Transistor Resistance ( $R_{\text {NMOS }}, R_{\text {PMOS }}$ ) and
Wiper Resistance ( $R_{W}$ ) VS. $V_{I N}$
( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE B-12: NMOS and PMOS Transistor Resistance ( $R_{\text {NMOS, }}, R_{\text {PMOS }}$ ) and Wiper Resistance $\left(R_{W}\right)$ VS. $V_{I N}$ ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE B-13: $\quad$ NMOS and PMOS
Transistor Resistance ( $R_{\text {NMOS }}, R_{\text {PMOS }}$ ) and Wiper Resistance $\left(R_{W}\right) V$. $V_{I N}$ ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE B-14: $\quad$ NMOS and PMOS
Transistor Resistance ( $R_{\text {NMOS }}, R_{\text {PMOS }}$ ) and
Wiper Resistance $\left(R_{W}\right)$ VS. $V_{I N}$
( $V_{D D}=1.8 \mathrm{~V}$ ).

## B. 2 Optimizing Circuit Design for LowVoltage Characteristics

The low-voltage nonlinear characteristics can be minimized by application design. The section will show two application circuits that can be used to control a programmable reference voltage ( $\mathrm{V}_{\mathrm{OUT}}$ ).
Minimizing the low-voltage nonlinear characteristics is done by keeping the voltages on the wiper switch nodes at a voltage where either the NMOS or PMOS transistor is turned on.

An example of this is if we are using a digital potentiometer for a voltage reference ( $\mathrm{V}_{\text {OUT }}$ ). Lets say that we want $\mathrm{V}_{\text {OUT }}$ to range from $0.5^{*} \mathrm{~V}_{\mathrm{DD}}$ to 0.6 * $\mathrm{V}_{\mathrm{DD}}$.
In example implementation \#1 (Figure B-15) we window the digital potentiometer using resistors R1 and $R 2$. When the wiper code is at full scale the $\mathrm{V}_{\text {OUT }}$ voltage will be $\geq 0.6^{*} V_{D D}$, and when the wiper code is at zero scale the $\mathrm{V}_{\mathrm{OUT}}$ voltage will be $\leq 0.5{ }^{*} \mathrm{~V}_{\mathrm{DD}}$. Remember that the digital potentiometers $R_{A B}$ variation must be included. Table B-1 shows that the $\mathrm{V}_{\text {OUt }}$ voltage can be selected to be between 0.455 * $V_{D D}$ and $0.727^{*} V_{D D}$, which includes the desired range. With respect to the voltages on the resistor network node, at 1.8 V the $\mathrm{V}_{\mathrm{A}}$ voltage would range from 1.29 V to 1.31 V while the $\mathrm{V}_{\mathrm{B}}$ voltage would range from 0.82 V to 0.86 V . These voltages cause the wiper resistance to be in the nonlinear region (see Figure B-12). In Potentiometer mode, the variation of the wiper resistance is typically not an issue, as shown by the INL/DNL graph (Figure 2-7).
In example implementation \#2 (Figure B-16) we use the digital potentiometer in Rheostat mode. The resistor ladder uses resistors R1 and R2 with $R_{B W}$ at the bottom of the ladder. When the wiper code is at full scale, the $\mathrm{V}_{\text {OUT }}$ voltage will be $\geq 0.6 * \mathrm{~V}_{\mathrm{DD}}$ and when the wiper code is at full scale the $\mathrm{V}_{\text {OUT }}$ voltage will be $\leq 0.5^{*} \mathrm{~V}_{\mathrm{DD}}$. Remember that the digital potentiometers $R_{A B}$ variation must be included. Table B-2 shows that the $V_{\text {OUT }}$ voltage can be selected to be between 0.50 * $V_{D D}$ and 0.687 * $V_{D D}$, which includes the desired range. With respect to the voltages on the resistor network node, at 1.8 V the $\mathrm{V}_{\mathrm{W}}$ voltage would range from 0.29 V to 0.38 V . These voltages cause the wiper resistance to be in the linear region (see Figure B-12).


FIGURE B-15: Example Implementation \#1.
TABLE B-1: EXAMPLE \#1 VOLTAGE CALCULATIONS

|  | Variation |  |  |
| :--- | :---: | :---: | :---: |
|  | Min | Typ | Max |
| R1 | 12,000 | 12,000 | 12,000 |
| $R 2$ | 20,000 | 20,000 | 20,000 |
| $R_{A B}$ | 8,000 | 10,000 | 12,000 |
| $\mathrm{~V}_{\text {OUT }}$ (@ FS) | $0.714 \mathrm{~V}_{\mathrm{DD}}$ | $0.70 \mathrm{~V}_{\mathrm{DD}}$ | $0.727 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\text {OUT }}(@ \mathrm{ZS})$ | $0.476 \mathrm{~V}_{\mathrm{DD}}$ | $0.50 \mathrm{~V}_{\mathrm{DD}}$ | $0.455 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{A}}$ | $0.714 \mathrm{~V}_{\mathrm{DD}}$ | $0.70 \mathrm{~V}_{\mathrm{DD}}$ | $0.727 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{B}}$ | $0.476 \mathrm{~V}_{\mathrm{DD}}$ | $0.50 \mathrm{~V}_{\mathrm{DD}}$ | $0.455 \mathrm{~V}_{\mathrm{DD}}$ |

Legend: FS - Full Scale, ZS - Zero Scale

## MCP433X/435X



FIGURE B-16: Example Implementation \#2.

## TABLE B-2: EXAMPLE \#2 VOLTAGE CALCULATIONS

|  | Variation |  |  |
| :--- | :---: | :---: | :---: |
|  | Min | Typ | Max |
| R1 | 10,000 | 10,000 | 10,000 |
| R2 | 10,000 | 10,000 | 10,000 |
| $R_{\text {BW }}(\max )$ | 8,000 | 10,000 | 12,000 |
| $\mathrm{~V}_{\text {OUT }}(@ \mathrm{FS})$ | $0.667 \mathrm{~V}_{\mathrm{DD}}$ | $0.643 \mathrm{~V}_{\mathrm{DD}}$ | $0.687 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OUT}}(@ \mathrm{ZS})$ | $0.50 \mathrm{~V}_{\mathrm{DD}}$ | $0.50 \mathrm{~V}_{\mathrm{DD}}$ | $0.50 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{W}}$ (@ FS) | $0.333 \mathrm{~V}_{\mathrm{DD}}$ | $0.286 \mathrm{~V}_{\mathrm{DD}}$ | $0.375 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{W}}$ (@ ZS) | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ |

Legend: FS - Full Scale, ZS - Zero Scale

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


MCP433X/435X

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC ${ }^{32}$ logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.
© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-061-4

[^1] and manufacture of develoment systems is ISO 90012000 certifad.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

## Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
| :---: | :---: | :---: | :---: |
| Corporate Office | Asia Pacific Office | India - Bangalore | Austria - Wels |
| 2355 West Chandler Blvd. | Suites 3707-14, 37th Floor | Tel: 91-80-3090-4444 | Tel: 43-7242-2244-39 |
| Chandler, AZ 85224-6199 | Tower 6, The Gateway | Fax: 91-80-3090-4123 | Fax: 43-7242-2244-393 |
| Tel: 480-792-7200 | Harbour City, Kowloon | India - New Delhi | Denmark - Copenhagen |
| Fax: 480-792-7277 | Hong Kong | Tel: 91-11-4160-8631 | Tel: 45-4450-2828 |
| Technical Support: | Tel: 852-2401-1200 | Fax: 91-11-4160-8632 | Fax: 45-4485-2829 |
| http://support.microchip.com Web Address: | Fax: 852-2401-3431 | India - Pune | France - Paris |
| www.microchip.com | Australia - Sydney <br> Tel: 61-2-9868-6733 | Tel: 91-20-2566-1512 <br> Fax: 91-20-2566-1513 | Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 |
| Atlanta <br> Duluth, GA | Fax: 61-2-9868-6755 | Japan - Yokohama | Germany - Munich |
| Tel: 678-957-9614 | China - Beijing | Tel: 81-45-471-6166 | Tel: 49-89-627-144-0 |
| Fax: 678-957-1455 | Tel: 86-10-8528-2100 Fax: 86-10-8528-2104 | Fax: 81-45-471-6122 | Fax: 49-89-627-144-44 |
| Boston <br> Westborough, MA <br> Tel: 774-760-0087 | China - Chengdu <br> Tel: 86-28-8665-5511 <br> Fax: 86-28-8665-7889 | Korea - Daegu <br> Tel: 82-53-744-4301 <br> Fax: 82-53-744-4302 | Italy - Milan <br> Tel: 39-0331-742611 <br> Fax: 39-0331-466781 |
| Fax: 774-760-0088 Chicago Itasca, IL | China - Chongqing <br> Tel: 86-23-8980-9588 | Korea - Seoul <br> Tel: 82-2-554-7200 <br> Fax: 82-2-558-5932 or | Netherlands - Drunen <br> Tel: 31-416-690399 <br> Fax: 31-416-690340 |
| Tel: 630-285-0071 | Fax: 86-23-8980-9500 | 82-2-558-5934 | Spain - Madrid |
| Fax: 630-285-0075 Cleveland | China - Hong Kong SAR <br> Tel: 852-2401-1200 | Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 | $\begin{aligned} & \text { Tel: 34-91-708-08-90 } \\ & \text { Fax: 34-91-708-08-91 } \end{aligned}$ |
| Independence, OH | Fax: 852-2401-3431 | Fax: 60-3-6201-9859 | UK - Wokingham |
| Tel: 216-447-0464 <br> Fax: 216-447-0643 | China - Nanjing <br> Tel: 86-25-8473-2460 | Malaysia - Penang <br> Tel: 60-4-227-8870 | $\begin{aligned} & \text { Tel: 44-118-921-5869 } \\ & \text { Fax 44-118-921-5830 } \end{aligned}$ |
| Dallas | Fax: 86-25-8473-2470 | Fax: 60-4-227-4068 |  |
| Addison, TX <br> Tel: 972-818-7423 <br> Fax: 972-818-2924 | China - Qingdao <br> Tel: 86-532-8502-7355 <br> Fax: 86-532-8502-7205 | Philippines - Manila <br> Tel: 63-2-634-9065 <br> Fax: 63-2-634-9069 |  |
| Detroit <br> Farmington Hills, MI <br> Tel: 248-538-2250 <br> Fax: 248-538-2260 | China - Shanghai <br> Tel: 86-21-5407-5533 <br> Fax: 86-21-5407-5066 | Singapore <br> Tel: 65-6334-8870 <br> Fax: 65-6334-8850 |  |
| Kokomo <br> Kokomo, IN <br> Tel: 765-864-8360 | China - Shenyang <br> Tel: 86-24-2334-2829 <br> Fax: 86-24-2334-2393 | Taiwan - Hsin Chu <br> Tel: 886-3-6578-300 <br> Fax: 886-3-6578-370 |  |
| Fax: 765-864-8387 | China - Shenzhen <br> Tel: 86-755-8203-2660 | Taiwan - Kaohsiung Tel: 886-7-536-4818 |  |
| Los Angeles <br> Mission Viejo, CA | Fax: 86-755-8203-1760 | Fax: 886-7-536-4803 |  |
| Tel: 949-462-9523 | China - Wuhan | Taiwan - Taipei |  |
| Fax: 949-462-9608 | Tel: 86-27-5980-5300 | Tel: 886-2-2500-6610 |  |
| Santa Clara | Fax: 86-27-5980-5118 | Fax: 886-2-2508-0102 |  |
| Santa Clara, CA | China - Xian | Thailand - Bangkok |  |
| Tel: 408-961-6444 | Tel: 86-29-8833-7252 | Tel: 66-2-694-1351 |  |
| Fax: 408-961-6445 | Fax: 86-29-8833-7256 | Fax: 66-2-694-1350 |  |
| Toronto <br> Mississauga, Ontario, Canada | China - Xiamen <br> Tel: 86-592-2388138 <br> Fax: 86-592-2388130 |  |  |
| Tel: 905-673-0699 | China - Zhuhai |  |  |
| Fax: 905-673-6509 | Tel: 86-756-3210040 Fax: 86-756-3210049 |  |  |

# OCEAN CHIPS <br> Океан Электроники <br> Поставка электронных компонентов 

Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;
- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком);
- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR». JONHON
«JONHON» (основан в 1970 г.)
Разъемы специального, военного и аэрокосмического назначения:
(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)
«FORSTAR» (основан в 1998 г.)
ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:
(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).


Телефон: 8 (812) 309-75-97 (многоканальный)
Факс: 8 (812) 320-03-32
Электронная почта: ocean@oceanchips.ru
Web: http://oceanchips.ru/
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А


[^0]:    * Includes Exposed Thermal Pad (EP); see Table 3-1.

[^1]:    Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its $P I C^{\circledR}$ MCUs and dsPIC® ${ }^{\circledR}$ DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
    headquarters, design and wafer fabrication facilities in Chandler and

