

Technical Note

Free

Halogen

Free 📕

High Reliability Serial EEPROMs

I²C BUS BR24

BR24TDDDDSeries

Description

BR24TDD-W series is a serial EEPROM of I²C BUS interface method

Features

- 1) Completely conforming to the world standard I^2C BUS.
- All controls available by 2 ports of serial clock (SCL) and serial data(SDA)
- 2) Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 3) $1.7V \sim 5.5V$ single power source action most suitable for battery use
- 4) 1.7V~5.5Vwide limit of action voltage, possible FAST MODE 400KHz action
- 5) Page write mode useful for initial value write at factory shipment
- 6) Auto erase and auto end function at data write
- 7) Low current consumption
- Write mistake prevention function Write (write protect) function added Write mistake prevention function at low voltage
- 9) DIP-T8/SOP8/SOP-J8/SSOP-B8/TSSOP-B8/TSSOP-B8J/MSOP8/VSON008X2030 various packages
- 10) Data rewrite up to 1,000,000 times
- 11) Data kept for 40 years
- 12) Noise filter built in SCL / SDA terminal
- 13) Shipment data all address FFh

BR24T series

Capacity	Bit format	Туре	Power source Voltage	DIP-T8	SOP8	SOP-J8	SSOP-B8	TSSOP-B8	TSSOP-B8J	MSOP8	VSON008 X2030
1Kbit	128×8	BR24T01-W	1.7 ~ 5.5V	•	•	•	•	•	•	\bullet	•
2Kbit	256×8	BR24T02-W	1.7~5.5V	•	•	•	•	•	•	lacksquare	•
4Kbit	512×8	BR24T04-W	1.7~5.5V	•	•	•	•	•	•	lacksquare	•
8Kbit	1K×8	BR24T08-W	1.7~5.5V	•	•	•	•	•	•	ullet	•
16Kbit	2K×8	BR24T16-W	1.7~5.5V	•	•	•	•	•	•	ullet	•
32Kbit	4K×8	BR24T32-W	1.7~5.5V	•	•	•	•	•	•	ullet	•
64Kbit	8K×8	BR24T64-W	1.7~5.5V	•	•	•	•	•	•	ullet	•
128Kbit	16K×8	BR24T128-W	1.7~5.5V	•	•	•	•	•	•	ullet	•
256Kbit	32K×8	BR24T256-W	1.7~5.5V	•	•	•	•	•			
512Kbit	64K×8	BR24T512-W	1.7~5.5V	☆	☆	☆	*	*			
1024Kbit	128K×8	BR24T1M-W	1.7~5.5V	*	☆	☆					

★:Developing

No.11001EAT21

RoHS

●Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit
Impressed voltage	V _{cc}	-0.3~+6.5	V
		450 (SOP8) ^{*1}	
		450 (SOP-J8) ^{*2}	
		300 (SSOP-B8) ^{*3}	
Permissible		330 (TSSOP-B8) ^{*4}	
dissipation	Pd	310 (TSSOP-B8J) ^{*5}	mW
		310 (MSOP8) ^{*6}	
		300 (VSON008X2030)*7	
		800 (DIP-T8) ^{*8}	
Storage temperature range	Tstg	-65~+150	°C
Action temperature range	Topr	-40~+85	°C
Terminal voltage	-	-0.3~Vcc+1.0 ^{*9}	V
Junction temperature *10	Tjmax	150	°C
*1 *2 When using at Ta=2	25°C or high	er 4.5mW to be reduced per 1°	с.

1,*2 When using at Ta=25°C or higher 4.5mW to be reduced per

*3,*7 When using at Ta=25°C or higher 3.0mW to be reduced per 1°C. *4 When using at Ta=25°C or higher 3.3mW to be reduced per 1°C.

*5, *6 When using at Ta=25°C or higher 3.1mW to be reduced per 1°C. *8 When using at Ta=25°C or higher 8.1mW to be reduced per 1°C.

*9 The Max value of Terminal Voltage is not over 6.5V. When the pulse width is 50ns or less, the Min value of Terminal Voltage is not under -1.0V. (BR24T16/32/64/128/256/512/1M-W) the Min value of Terminal Voltage is not under -0.8V. (BR24T01/02/04/08-W)

*10 Junction temperature at the storage condition.

●Electrical characteristics (Unless otherwise specified, Ta=-40~+85°C, VCC=1.7~5.5V)

	(00 0, 10	
Parameter	Symbol		Limits		Unit	Conditions
Farameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"H" input voltage 1	V _{IH1}	0.7Vcc	_	Vcc+1.0	V	
"L" input voltage 1	V _{IL1}	-0.3 ^{*2}	_	0.3Vcc	V	
"L" output voltage 1	V _{OL1}	—	_	0.4	V	I _{OL} =3.0mA, 2.5V≦Vcc≦5.5V (SDA)
"L" output voltage 2	V _{OL2}	_	_	0.2	V	I _{OL} =0.7mA, 1.7V≦Vcc<2.5V (SDA)
Input leak current	ILI	-1	_	1	μA	V _{IN} =0~Vcc
Output leak current	I _{LO}	-1	_	1	μA	V _{OUT} =0~Vcc (SDA)
		_	_	2.0		Vcc=5.5V,f _{SCL} =400kHz, t _{WR} =5ms, Byte write, Page write BR24T01/02/04/08/16/32/64-W
	I _{CC1}	_	_	2.5	mA	Vcc=5.5V,f _{SCL} =400kHz, t _{WR} =5ms, Byte write, Page write BR24T128/256-W
Current consumption at action		_	_	4.5		Vcc=5.5V,f _{SCL} =400kHz, t _{WR} =5ms, Byte write, Page write BR24T512/1M-W
		_	_	0.5	mA	Vcc=5.5V,f _{SCL} =400kHz Random read, current read, sequential read BR24T01/02/04/08/16/32/64/128/256-W
	I _{CC2}	_	_	2.0		Vcc=5.5V,f _{SCL} =400kHz Random read, current read, sequential read BR24T512/1M-W
		_	_	2.0		Vcc=5.5V, SDA • SCL=Vcc A0,A1,A2=GND,WP=GND BR24T01/02/04/08/16/32/64/128/256-W
Standby current	I _{SB}	_	_	3.0	μA	Vcc=5.5V, SDA • SCL=Vcc A0, A1, A2=GND, WP=GND BR24T512/1M-W

O Radiation resistance design is not made.

*1 BR24T512/1M-W is a target value because it is developing.

When the pulse width is 50ns or less, it is -1.0V. (BR24T16/32/64/128/256/512/1M-W) *2

When the pulse width is 50ns or less, it is -0.8V. (BR24T01/02/04/08-W)

●Memory cell characteristics (Ta=25°C, Vcc=1.7~ E E\/\

5.	5V)					
	Parameter		Limits		Unit	
	Farameter	Min.	Тур.	Max	Unit	
	Number of data rewrite times *1	1,000,000	_	_	Times	
	Data hold years *1	40	_	_	Years	

*1Not 100% TESTED

Recommended operating conditions

Parameter	Symbol	Ratings	Unit
Power source voltage	Vcc	1.7~5.5	M
Input voltage	V _{IN}	0~Vcc	V

●Action timing characteristics (Unless otherwise specified, Ta=-40~+85°C, VCC=1.7~5.5V)

Devenuetor	Cumphic		- Unit		
Parameter	Symbol	Min.	Тур.	Max.	Unit
SCL frequency	fSCL	_	_	400	kHz
Data clock "HIGH" time	tHIGH	0.6	-	—	μs
Data clock "LOW" time	tLOW	1.2	_	—	μs
SDA, SCL rise time ^{*1}	tR	_	_	1.0	μs
SDA, SCL fall time ^{*1}	tF	_	_	1.0	μs
Start condition hold time	tHD:STA	0.6	_	_	μs
Start condition setup time	tSU:STA	0.6	_	—	μs
Input data hold time	tHD:DAT	0	_	—	ns
Input data setup time	tSU:DAT	100	-	—	ns
Output data delay time	tPD	0.1	-	0.9	μs
Output data hold time	tDH	0.1	-	—	μs
Stop condition setup time	tSU:STO	0.6	_	—	μs
Bus release time before transfer start	tBUF	1.2	_	—	μs
Internal write cycle time	tWR	_	_	5	ms
Noise removal valid period (SDA, SCL terminal)	tl	_	_	0.1	μs
WP hold time	tHD:WP	1.0	-	—	μs
WP setup time	tSU:WP	0.1	_	—	μs
WP valid time	tHIGH:WP	1.0	-	—	μs

*1 Not 100% TESTED.

Condition Input data level:VIL=0.2×Vcc VIH=0.8×Vcc

Input data timing refarence level: 0.3×Vcc/0.7×Vcc Output data timing refarence level: 0.3×Vcc/0.7×Vcc Rise/Fall time : ≦20ns

Sync data input / output timing




Fig.1-(a) Sync data input / output timing




Fig.1-(b) Start-stop bit timing




Fig.1-(c) Write cycle timing




Fig.1-(d) WP timing at write execution




Fig.1-(e) WP timing at write cancel

Block diagram




Fig.2 Block diagram


Pin assignment and description


						1			
Input/ Output	BR24T01-W	BR24T02-W	BR24T04-W	BR24T08-W	BR24T16-W	BR24T32/64/ 128/256/512-W	BR24T1M-W		
Input	Slave addr	Iress setting Don't use*		ddress setting		Don't use*			Don't use*
Input	Slav	e address se	tting	Don't	Slave addre	ess setting			
Input		Slave address setting Don't use* Slave address setting				ess setting			
_		Reference voltage of all input / output, 0V							
Input/ output			Serial c	lata input seria	al data output				
Input		Serial clock input							
Input	Write protect terminal								
_	Connect the power source.								
	Output Input Input Input Input/ output Input	Output BR24101-W Input Slave addr Input Slave Input Input	Output BR24101-W BR24102-W Input Slave address setting Input Input	Output BR24101-W BR24102-W BR24104-W Input Slave address setting Input/ Serial c Input V	Output BR24101-W BR24102-W BR24104-W BR24108-W Input Slave address setting Don't use* Input Slave address setting Serial data input serial Input Serial clock in Serial clock in Input Write protect te Write protect te	Output BR24101-W BR24102-W BR24104-W BR24108-W BR24116-W Input Slave address setting Don't use* - Reference voltage of all input / output, output, Input Serial data input serial data output Input Serial clock input Input Write protect terminal	Output BR24101-W BR24102-W BR24104-W BR24108-W BR24116-W 128/256/512-W Input Slave address setting Don't use* Slave address setting Input Slave address setting Don't use* Slave address setting Input Slave address setting Don't use* Slave address setting Input Slave address setting Don't use* Slave address setting Input Slave address setting Don't use* Slave address setting Input Slave address setting Don't use* Slave address setting Input Slave address setting Don't use* Slave address setting Input/ Slave address setting Don't use* Slave address Input/ Serial data input serial data output V Input Serial clock input V		


*Pins not used as device address may be set to any of 'H', 'L', and 'Hi-Z'.

17bit: BR24T1M-W

Characteristic data (The following values are Typ. ones.)









SUPPLY VOLTAGE : Vcc(V) Fig.8 Output leak current I_{LO}(SDA)

(A0,A1,A2,SCL,WP)

Characteristic data (The following values are Typ. ones.)





SUPPLYVOLTAGE : Vcc(V) Fig.36 WP efective time $\mathrm{t}_{\mathrm{HIGH}\,:\,\mathrm{WP}}$

●I²C BUS communication

OI²C BUS data communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by address peculiar to devices. EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Fig.37 Data transf

OStart condition (Start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this confdition is satisfied, any command is executed.

OStop condition (stop bit recongnition)

• Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal

- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In
 master and slave, the device (μ-COM at slave address input of write command, read command, and this IC at data
 output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and μ-COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- Each write action outputs acknowledge signal (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'. When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ-COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop cindition (stop bit), and ends read action. And this IC gets in status.

ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type.
- The device code of this IC is fixed to '1010'.
- Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/W --- READ / WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R/\overline{W} to 0 ------ write (setting 0 to word address setting of random read) Setting R/\overline{W} to 1 ------ read

Туре			;	Sla	ve ao	ddres	ss		Maximum number of Connected buses
BR24T01-W,BR24T02-W	1	0	1	0	A2	A1	A0	R/W	8
BR24T04-W	1	0	1	0	A2	A1	P0	R/W	4
BR24T08-W	1	0	1	0	A2	P1	P0	R/W	2
BR24T16-W	1	0	1	0	P2	P1	P0	R/W	1
BR24T32-W,BR24T64-W,BR24T128-W, BR24T256-W,BR24T512-W	1	0	1	0	A2	A1	A0	R/W	8
BR24T1M-W	1	0	1	0	A2	A1	P0	R/W	4

P0~P2 are page select bits.

BR24T

Write Command

OWrite cycle

• Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity. Up to 256 arbitrary bytes can be written.(In the case of BR24T1M-W)




Fig.42 Difference of slave address of each type

- During internal write execution, all input commands are ignored, therefore ACK is not sent back.
- $\boldsymbol{\cdot}$ Data is written to the address designated by word address (n-th address)
- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- When internal write is started, command is not accepted for tWR (5ms at maximum).

• By page write cycle, the following can be written in bulk :	Up to 8Byte (BR24T01-W, BR24T02-W)
	Up to 16Byte (BR24T04-W, BR24T08-W, BR24T16-W)
	Up to 32Byte (BR24T32-W, BR24T64-W)
	Up to 64Byte (BR24T128-W, BR24T256-W)
	Up to 128Byte (BR24T512-W)
	Up to 256Byte (BR24T1M-W)

And when data of the maximum bytes or higher is sent, data from the first byte is overwritten. (Refer to "Internal address increment" of "Notes on page write cycle" in P10.)

- As for page write cycle of BR24T01-W and BR24T02-W, after the significant 4 bits (in the case of BR24T01-W) of word address, or the significant 5 bits (in the case of BR24T02-W) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 3 bits is incremented internally, and data up to 8 bytes can be written.
- As for page write command of BR24T04-W, BR24T08-W and BR24T16-W, after page select bit 'P0'(in the case of BR24T04-W), after page select bit 'P0,P1'(in the case of BR24T08-W), after page select bit 'P0,P1,P2'(in the case of BR24T16-W) of slave address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits is incremented internally, and data up to 16 bytes can be written.
- As for page write cycle of BR24T32-W and BR24T64-W, after the significant 7 bits (in the case of BR24T32-W) of word address, or the significant 8 bits (in the case of BR24T64-W) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.
- As for page write cycle of BR24T128-W and BR24T256-W, after the significant 8 bits (in the case of BR24T128-W) of word address, or the significant 9 bits (in the case of BR24T256-W) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 6 bits is incremented internally, and data up to 64 bytes can be written.
- As for page write cycle of BR24T512-W after the significant 9 bits of word address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 7 bits is incremented internally, and data up to 128 bytes can be written.
- As for page write cycle of BR24T1M-W after page select bit 'P0' and the significant 8 bit of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 8 bits is incremented internally, and data up to 256 bytes can be written.

ONotes on page write cycle


List of numbers of pa	age write					
Number of Pages	8Byte	16Byte	32Byte	64Byte	128Byte	256Byte
Product number	BR24T01-W BR24T02-W	BR24T04-W BR24T08-W BR24T16-W	BR24T32-W BR24T64-W	BR24T128-W BR24T256-W	BR24T512-W	BR24T1M-W

The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case BR24T256-W, 1 page=64bytes, but the page write cycle time is 5ms at maximum for 64byte bulk write. It does not stand 5ms at maximum × 64byte=320ms(Max.)

OInternal address increment

Page write mode (in the case of BR24T16-W)



For example, when it is started from address 0Eh, therefore, increment is made as below, $0Eh\rightarrow 0Fh\rightarrow 00h\rightarrow 01h\cdots$ which please note.

※0Eh····0E in hexadecimal, therefore, 00001110 becomes a binary number.

OWrite protect (WP) terminal

· Write protect (WP) function

When WP terminal is set Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.


In the case of use it as an ROM, it is recommended to connect it to pull up or Vcc.

At extremely low voltage at power ON / OFF, by setting the WP terminal 'H', mistake write can be prevented.

Read Command


ORead cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle. Random read cycle is a command to read data by designating address, and is used generally. Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.



- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (µ-COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H' .
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.
 Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.
- Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.

Note)





- *1 In BR24T16-W, A2 becomes P2.
- *2 In BR24T08/16-W, A1 becomes P1.
 *3 In BR24T08/16/1M-W, A0 becomes P0.


Fig.47 Difference of slave address of each type

Software reset


Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig.48-(a), Fig.48-(b), Fig.48-(c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.













Start command from START input.

Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously, $R/\overline{W} = 0$, when to carry out current read cycle after write, slave address $R/\overline{W} = 1$ is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.





•WP valid timing (write cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes Don't care. The area from the rise of SCL to take in D0 to input the stop condition is cancel valid area. And, after execution of forced end by WP, standby status gets in.




Fig.50 WP valid timing

Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Fig.51) However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Fig.51 Case of cancel by start, stop condition during slave address input

●I/O peripheral circuit

OPull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R_{PU}), select an appropriate value to this resistance value from microcontroller V_{IL} , I_L , and V_{OL} - I_{OL} characteristics of this IC. If R_{PU} is large, action frequency is limited. The smaller the R_{PU} , the larger the consumption current at action.

OMaximum value of R_{PU}

The maximum value of R_{PU} is determined by the following factors.

①SDA rise time to be determined by the capacitance (CBUS) of bus line of R_{PU} and SDA should be tR or below.

And AC timing should be satisfied even when SDA rise time is late.

(2) The bus electric potential (A) to be determined by input leak total (I_L) of device connected to bus at output of 'H' to SDA bus and R_{PU} should sufficiently secure the input 'H' level (V_{IH}) of microcontroller and EEPROM including recommended noise margin 0.2Vcc.




Fig.52 I/O circuit diagram

O Minimum value of R_{PU}

The minimum value of R_{PU} is determined by the following factors.

When IC outputs LOW, it should be satisfied that V_{OLMAX}=0.4V and I_{OLMAX}=3mA.

 $\frac{V_{CC} - V_{OL}}{R_{PU}} \le I_{OL}$ $R_{PU} \ge \frac{V_{CC} - V_{OL}}{R_{PU}}$

②Volmax= should secure the input 'L' level (VIL) of microcontroller and EEPROM including recommended noise margin 0.1Vcc.

VOLMAX \leq VIL-0.1 VCC

Ex.) $V_{CC} = 3V$, $V_{OL}=0.4V$, $I_{OL}=3mA$, microcontroller, EEPROM $V_{IL}=0.3V_{CC}$ from (1) $R_{PU} \ge \frac{3-0.4}{3 \times 10^{-3}}$ $\ge 867[\Omega]$ And $V_{OL}=0.4$ [V] $V_{IL}=0.3 \times 3$ =0.9 [V]

Therefore, the condition 2 is satisfied.


OPull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several k $\Omega \sim$ several ten k Ω is recommended in consideration of drive performance of output port of microcontroller.

Cautions on microcontroller connection

ORs

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.




OMaximum value of Rs

The maximum value of Rs is determined by the following relations.


①SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.

(2) The bus electric potential (△) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin 0.1Vcc.



OMinimum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.



●I²C BUS input / output circuit

OInput (A0, A1, A2, SCL, WP)




Fig.57 Input pin circuit diagram

OInput / output (SDA)





Fig.58 Input / output pin circuit diagram

Notes on power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of t_R, t_{OFF}, and Vbot for operating POR circuit.




Recomm	ended con	ditions of tF	R, toff,	Vbot

tR	tOFF	Vbot
10ms or below	10ms or larger	0.3V or below
100msor below	10msor larger	0.2V or below

Fig.59 Rise waveform diagram

3. Set SDA and SCL so as not to become 'Hi-Z'. When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

a) In the case when the above condition 1 cannot be observed. When SDA becomes 'L' at power on . \rightarrow Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.



b) In the case when the above condition 2 cannot be observed.

- →After power source becomes stable, execute software reset(P12).
- c) In the case when the above conditions 1 and 2 cannot be observed.
 - \rightarrow Carry out a), and then carry out b).

•Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

Vcc noise countermeasures

OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor $(0.1\mu F)$ between IC Vcc and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

Notes for use

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.


(4) GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.


(5) Terminal design In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.

- (6) Terminal to terminal shortcircuit and wrong packaging When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
- (7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.


Order part number




DIP-T8




SOP8




SOP-J8




TSSOP-B8




TSSOP-B8J



MSOP8



VSON008X2030



	g or reproduction of this document, in part or in whole, is permitted without the ROHM Co.,Ltd.
The conter	nt specified herein is subject to change for improvement without notice.
"Products'	nt specified herein is for the purpose of introducing ROHM's products (hereinafte '). If you wish to use any such Product, please be sure to refer to the specifications be obtained from ROHM upon request.
illustrate th	of application circuits, circuit constants and any other information contained herein ne standard usage and operations of the Products. The peripheral conditions mus nto account when designing circuits for mass production.
However,	was taken in ensuring the accuracy of the information specified in this document should you incur any damage arising from any inaccuracy or misprint of such n, ROHM shall bear no responsibility for such damage.
examples implicitly, a other parti	cal information specified herein is intended only to show the typical functions of and of application circuits for the Products. ROHM does not grant you, explicitly o any license to use or exercise intellectual property or other rights held by ROHM and es. ROHM shall bear no responsibility whatsoever for any dispute arising from the h technical information.
equipment	cts specified in this document are intended to be used with general-use electronic or devices (such as audio visual equipment, office-automation equipment, commu evices, electronic appliances and amusement devices).
The Produ	cts specified in this document are not designed to be radiation tolerant.
	HM always makes efforts to enhance the quality and reliability of its Products, a ay fail or malfunction for a variety of reasons.
against the failure of a shall bear	sure to implement in your equipment using the Products safety measures to guard e possibility of physical injury, fire or any other damage caused in the event of the ny Product, such as derating, redundancy, fire control and fail-safe designs. ROHM no responsibility whatsoever for your use of any Product outside of the prescribed ot in accordance with the instruction manual.
system wh may result instrument controller of the Pro-	icts are not designed or manufactured to be used with any equipment, device of hich requires an extremely high level of reliability the failure or malfunction of which in a direct threat to human life or create a risk of human injury (such as a medica c, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel- or other safety device). ROHM shall bear no responsibility in any way for use of an ducts for the above special purposes. If a Product is intended to be used for an ial purpose, please contact a ROHM sales representative before purchasing.
be control	nd to export or ship overseas any Product or technology specified herein that ma led under the Foreign Exchange and the Foreign Trade Law, you will be required to cense or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/



Компания «Океан Электроники» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Поставка оригинальных импортных электронных компонентов напрямую с производств Америки, Европы и Азии, а так же с крупнейших складов мира;

- Широкая линейка поставок активных и пассивных импортных электронных компонентов (более 30 млн. наименований);

- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Помощь Конструкторского Отдела и консультации квалифицированных инженеров;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Поставка электронных компонентов под контролем ВП;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;

- При необходимости вся продукция военного и аэрокосмического назначения проходит испытания и сертификацию в лаборатории (по согласованию с заказчиком):

- Поставка специализированных компонентов военного и аэрокосмического уровня качества (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Actel, Aeroflex, Peregrine, VPT, Syfer, Eurofarad, Texas Instruments, MS Kennedy, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Компания «Океан Электроники» является официальным дистрибьютором и эксклюзивным представителем в России одного из крупнейших производителей разъемов военного и аэрокосмического назначения «JONHON», а так же официальным дистрибьютором и эксклюзивным представителем в России производителя высокотехнологичных и надежных решений для передачи СВЧ сигналов «FORSTAR».



«JONHON» (основан в 1970 г.)

Разъемы специального, военного и аэрокосмического назначения:

(Применяются в военной, авиационной, аэрокосмической, морской, железнодорожной, горно- и нефтедобывающей отраслях промышленности)

«FORSTAR» (основан в 1998 г.)

ВЧ соединители, коаксиальные кабели, кабельные сборки и микроволновые компоненты:

(Применяются в телекоммуникациях гражданского и специального назначения, в средствах связи, РЛС, а так же военной, авиационной и аэрокосмической отраслях промышленности).



Телефон: 8 (812) 309-75-97 (многоканальный) Факс: 8 (812) 320-03-32 Электронная почта: ocean@oceanchips.ru Web: http://oceanchips.ru/ Адрес: 198099, г. Санкт-Петербург, ул. Калинина, д. 2, корп. 4, лит. А